Implementation of the conscience mechanism for Kohonen's neural network in CMOS 0.18 μm technology

Proceedings of the International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES 2006

Volumn , Issue , 2006, Pages 310-315

  Talaska T ^a,d   Wojtyna, R ^a,d   Dlugosz, R ^b,c   Iniewski, K ^c  

^a UNIV OF AGRICULTURE AND TECHNOLOGY   (Poland)

^b POZNAN UNIVERSITY OF TECHNOLOGY   (Poland)

^c UNIVERSITY OF ALBERTA   (Canada)

^d UNIVERSITY OF TECHNOLOGY AND LIFE SCIENCES   (Poland)

Author keywords

Artificial neural networks; CMOS analog circuits; Conscience mechanism; Low power circuits; Unsupervised learning on silicon

Indexed keywords

ANALOG CIRCUITS; CMOS INTEGRATED CIRCUITS; LOW POWER ELECTRONICS; UNSUPERVISED LEARNING;

CONSCIENCE MECHANISM; LOW POWER CIRCUITS; UNSUPERVISED LEARNING ON SILICON;

NEURAL NETWORKS;

EID: 41549102593     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. G. Cauwenberghs, M. Bayoumi, ,Learning on silicon, adaptive VLSI neural systems", Kluwer Academic Publishers. 1999.
2. W. Maass, C. Bishop, "Pulsed neural networks", Massachusetts Institute of Technology. The MIT Press. 1999.
3. J. Żurada, "Introduction to artificial neural systems", West Publishing Company, USA 1992
4. R. Wojtyna, "Power economic CMOS synapse for hardware neuroprocessing", IEEE Workshop Signal Processing'2002. pp. 57-61, Poznań 2002.
5. R. Wojtyna, T. Talaśka, "Improved Power-Saving Synapse for Hardware Implemented ANN's", Int. Conf. on Signals and Electronic Systems ICSES'04. pp. 27-30, Poznań 2004.
6. R. Wojtyna, T. Talaśka "Simple Low-Power CMOS neuron to be used with transconductance synapses", IEEE Workshop Signal Signal Processing'2004. pp.21-26, Poznań 2004.
7. R. Wojtyna, ,Simple CMOS transconductance mode differetial squarer", IEEE Workshop Signal Processing'2005. pp. 171-177, Poznań 2005.
8. E. Oja, H. Ogawa, J. Wangviwattana, ,Learning in nonlinear constrained hebbian networks", Proc. ICANN-91. Espoo, Finland, 1991, pp. 385-390, Warszawa 1996.
9. T. Kohonen, ,Self-organizing maps", Springer Verlag. Berlin 1995.
10. R. Hecht Nielsen, ,Neurocomputing", Addison Wenslev. Amsterdam 1991.
11. K. Wawryn, B. Strzeszewski, "Low power VLSI neuron cells for artificial neural networks", in Proc. ISCAS. vol.3, pp. 372-375, Atlanta 1996
12. P. Grad, "Switched-feddback analog memories for CMOS neuroprocessing", Ph.D. Dissertation. University of Technology & Agriculture, Bydgoszcz 2003 (in Polish).
13. K. Siwek, ,Load forecasting in an electro-energetic system by means of artificial neural networks", Ph.D. Dissertation. Technical University Warsaw, Warsaw 2001 (in Polish).
14. S. Osowski, ,Sieci neuronowe do przetwarzania informacji" .Oficyna Wvdawnicza Politechniki Warszawskiei, Warszawa 2000 (In Polish).
15. K. Wawryn, ,Układy z przela_czanymi prajdami", Wvdawnictwa Naukowo-Techniczne. Warszawa 1997 (in Polish).
16. L. Rutkowski, ,Metody i techniki sztucznej inteligencji", Wvdawnictwo Naukowe PWN. 2005 (In Polish).
17. T. Talaśka, R.Wojtyna, Rafal Dlugosz, ,Hardware implemented neural network model with unsupervised learning on silicon", International Conference Mixed Design of Integrated Circuits and Systems, pp. 133-136, Krakow 2005.
18. R. Wojtyna, T. Talaśka ,"CMOS neuron with step and linear activation functions", Krajowa Konferencia Elektroniki KKE 05. pp. 79-84, Darłówko 2005.
19. S. Osowski, "Sieci neuronowe w ujçciu algorytmicznym", Wvdawnictwo Naukowo-Techniczne. Warszawa 1996 (In Polish).