Influence of wall charge distribution on time lag of address discharge in AC plasma display panels

Displays

Volumn 29, Issue 3, 2008, Pages 195-201

  Jeon, M J ^a   Seo, J W ^a   Soh, S Y ^a   Kim, S H ^a   Han, J G ^a   Kang, B K ^a  

^a Pohang University of Science and Technology (POSTECH)   (South Korea)

Author keywords

Address jitter; Contrast ratio; Dark discharge; Plasma display panels; Ramp reset

Indexed keywords

CHARGE DISTRIBUTION; DARK CURRENTS; ELECTRIC BATTERIES; ELECTRIC DISCHARGES; PARAMETER ESTIMATION; WAVEFORM ANALYSIS;

ADDRESS JITTER; CONTRAST RATIO; DARK DISCHARGE; PLASMA DISPLAY PANELS; RAMP RESET; WALL CHARGE DISTRIBUTION;

PLASMA DISPLAY DEVICES;

EID: 41449105947     PISSN: 01419382     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.displa.2007.07.004     Document Type: Article

References (13)

1. Doyeux H. Color plasma displays: status of cell structure designs. SID'00 Digest (2000) 212-215
2. t close curve in three-electrode surface-discharge AC-PDPs. SID'01 Digest (2001) 1022-1025
3. T. Kurata, S. Masuda, M. Kawachi, Y. Ito, T. Wakitani, Method of driving AC plasma display panel, United States Patent, No. 6,294,875, September 25, 2001.
4. Brown S.C. Fundamentals of Gaseous Ionization and Plasma Electronics (1971), Wiley, New York
5. Weber L.F., Warren K.W., and Weikart G.S. Quantitative wall voltage characteristics of AC plasma displays. IEEE Trans. Electron Devices 33 (1986) 1159-1168
6. Yoon S.J., Jung Y.K., Seo J.W., Lee B.H., Kim Y.H., and Kang B.K. Selective charge-inversion addressing method for driving AC plasma display panel. Displays 23 (2003) 183-190
7. L.F. Weber, Plasma panel exhibiting enhanced contrast, United States Patent, No. 5,745,086, April 28, 1998.
8. Sakita K., Takayama K., Awamoto K., and Hashimoto Y. Analysis of a weak discharge of ramp wave driving to control wall voltage and luminance in AC-PDPs. SID'00 Digest (2000) 110-113
9. Cho B.-G., and Tae H.-S. Reset-while-address (RAW) driving scheme for high-speed address in AC plasma display panel with high Xe content. IEEE Trans. Electron Devices 52 11 (2005) 2357-2364
10. Ji-Yong Kim, Dong-Hun Kim, Tae-Yong Song, Sun Kim, Seok-Hyun Lee, Joon-Yub Kim, A study on the improvement of address discharge time lag in AC PDP at low temperature, in: Proc. of Asian Symp. for Information Display 2006, 8-12 October, New Delhi, 369-372.
11. Seo J.W., Kim S.H., Soh S.Y., Kim J.Y., Ryu J.H., and Kang B.K. Twin voltage-ramp reset for high speed addressing of three-electrode AC plasma display panel. Displays 25 (2004) 49-56
12. Kim S.H., Seo J.W., Soh S.Y., Jung Y.K., Kim J.Y., and Kang B.K. Drive waveform for high resolution and high Xe content AC plasma display panels. Displays 26 (2005) 45-53
13. Pleshko P. AC plasma display technology overview. Proc. SID 20 (1979) 127-130