Error detection using dynamic dataflow verification

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2007, Pages 104-115

  Meixner, Albert ^a   Sorin, Daniel J ^b  

^a Duke University

^b Duke University

Author keywords

[No Author keywords available]

Indexed keywords

COMPILATION TECHNIQUES; DATA DEPENDENCES; DATA FLOWS; DATA-FLOW GRAPHS; HARDWARE FAULTS; HIGH PROBABILITY; INSTRUCTION STREAMS; INSTRUCTION-LEVEL PARALLELISM; INTERNATIONAL CONFERENCES; PARALLEL ARCHITECTURES; PERFORMANCE COSTS; PROGRAM ORDER; SCHEDULING LOGIC; STATIC PROGRAM; TRANSIENT ERRORS;

ERROR DETECTION; ERRORS; GRAPH THEORY; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; TURBO CODES;

DATA FLOW ANALYSIS;

EID: 41349109278     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2007.26     Document Type: Conference Paper

References (32)

1. Advanced Micro Devices. AMD Eighth-Generation Processor Architecture. Advanced Micro Devices Whitepaper, Oct 2001.
2. Advanced Micro Devices. Revision Guide for AMD Athlon64 and AMD Opteron Processors. Publication 25759, Revision 3.59, Sept. 2006.
3. B. S. Amrutur and M. A. Horowitz. Fast Low-Power Decoders for RAMs. IEEE Journal of Solid-State Circuits, 36(10):1506-1515, Oct 2001.
4. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Computer, 35(2):59-67, Feb. 2002.
5. T. M. Austin. DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. In Proc. of the 32nd Annual Int'l Symp. on Microarchitecture, pp. 196-207, Nov. 1999.
6. T. Ball and J. Larus. Using Paths to Measure, Explain, and Enhance Program Behavior. IEEE Computer, 33(7):57-65, July 2000.
7. X. Delord and G. Saucier. Formalizing Signature Analysis for Control Flow Checking of Pipelined RISC Microprocessors. In Proceedings of International Test Conference, pp. 936-945, 1991.
8. G. Hinton et al. The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal, Feb. 2001.
9. D. Hunt and P. Marinos. A General Purpose Cache-Aided Rollback Error Recovery (CARER) Technique. In Proceedings of the 17th International Symposium on Fault-Tolerant Computing Systems, pp. 170-175, 1987.
10. T. I. Inc. TMS320C54x DSP Reference Set, Mar. 2001.
11. Intel Corporation. Intel Pentium 4 Processor Specification Update. Document Number 249199-065, June 2006.
12. International Technology Roadmap for Semiconductors, 2003.
13. N. P. Jouppi and S. J. Wilton. An Enhanced Access and Cycle Time Model for On-Chip Caches. DEC WRL Research Report 93/5, July 1994.
14. S. Kim and A. K. Somani. On-Line Integrity Monitoring of Microprocessor Control Logic. In Proc. of the Int'l Conf. on Computer Design, pp. 314-319, Sept. 2001.
15. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way Multithreaded SPARC Processor. IEEE Micro, 25(2):21-29, Mar/Apr 2005.
16. S. Kumar and A. Aggarwal. Self-checking Instructions: Reducing Instruction Redundancy for Concurrent Error Detection. In Int'l Conference on Parallel Architectures and Compilation Techniques, pp. 64-73, Sept. 2006.
17. J. R. Larus and E. Schnarr. EEL: Machine-Independent Executable Editing. In Proceedings of the SIGPLAN 1995 Conference on Programming Language Design and Implementation, pp. 291-300, June 1995.
18. C. McNairy and D. Soltis. Itanium 2 Processor Microarchitecture. IEEE Micro, 23(2):44-55, Mar/Apr 2003.
19. S. S. Mukherjee, M. Kontz, and S. K. Reinhardt. Detailed Design and Implementation of Redundant Multithreading Alternatives. In 29th Annual Int'l Symp. on Computer Architecture, pp. 99-110, May 2002.
20. S. S. Mukherjee et al. A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor. In Proc. of the 36th Annual Int'l Symp. on Microarchitecture, Dec. 2003.
21. R. Nagarajan et al. A Design Space Evaluation of Grid Processor Architectures. In Proc. 34rd Annual Int'l Symp. on Microarchitecture, pp. 40-51, Dec. 2001.
22. N. Oh, P. P. Shirvani, and E. J. McCluskey. Error Detection by Duplicated Instructions in Super-Scalar Processors. IEEE Transactions on Reliability, 51(1):63-74, Mar. 2002.
23. S. K. Reinhardt and S. S. Mukherjee. Transient Fault Detection via Simultaneous Multithreading. In Proc. 27th Annual Int'l Symp. on Computer Architecture, pp. 25-36, June 2000.
24. G. A. Reis et al. SWIFT: Software Implemented Fault Tolerance. In Proc. of the Int'l Symp. on Code Generation and Optimization, pp. 243-254, Mar. 2005.
25. E. Rotenberg. AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors. In Proc. 29th Int'l Symp. on Fault-Tolerant Computing Systems, pp. 84-91, June 1999.
26. T. Sherwood et al. Automatically Characterizing Large Scale Program Behavior. In Proc. of the Tenth Int'l Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2002.
27. P. Shivakumar et al. Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic. In Proceedings of the International Conference on Dependable Systems and Networks, June 2002.
28. S. Shyam et al. Ultra Low-Cost Defect Protection for Microprocessor Pipelines. In Proc. of the Twelfth Int'l Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2006.
29. J. Srinivasan et al. The Impact of Technology Scaling on Lifetime Reliability. In Proc. of the Int'l Conference on Dependable Systems and Networks, June 2004.
30. D. M. Tullsen et al. Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. In Proceedings of the 23rd Annual International Symposium on Computer Architecture, pp. 191-202, May 1996.
31. N. J. Warter and W.-M. W. Hwu. A Software Based Approach to Achieving Optimal Performance for Signature Control Flow Checking. In Proc. 20th Int'l Symp. on Fault-Tolerant Computing Systems, pp. 442-449, June 1990.
32. C. Weaver and T. Austin. A Fault Tolerant Approach to Microprocessor Design. In Int'l Conf. on Dependable Systems and Networks, pp. 411-420, July 2001.