Packet buffer management for a high-speed network interface card

Proceedings - International Conference on Computer Communications and Networks, ICCCN

Volumn , Issue , 2007, Pages 191-196

  Batra, Shalini ^a   Yul, Chu ^a   Bai, Yan ^b  

^a MISSISSIPPI STATE UNIVERSITY   (United States)

^b Columbus State University   (United States)

Author keywords

Layer 3 and 4 protocols; Network interface card; Packet buffer; Static and dynamic buffer management; VHDL

Indexed keywords

ALGORITHMS; BUFFER CIRCUITS; HIGH SPEED NETWORKS; INTERFACES (COMPUTER); NETWORK MANAGEMENT; PACKET NETWORKS; TELECOMMUNICATION TRAFFIC;

NETWORK INTERFACE CARDS; PACKET BUFFER; STATIC AND DYNAMIC BUFFER MANAGEMENT;

SMART CARDS;

EID: 40949123810     PISSN: 10952055     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCCN.2007.4317818     Document Type: Conference Paper

References (16)

1. th ed., Prentice Hall, 2002.
2. T. Henriksson, U. Nordqvist, D. Liu, "Embedded Protocol Processor for fast and efficient packet reception", IEEE Proceedings on Computer Design: VLSI in Computers and Processors, vol. 2, pp. 414-419, September 2002.
3. V. Paxson, "End-to-End internet packet dynamics", Proceedings of ACM SIG-COM, vol. 27, pp. 13-52, October 1997.
4. M. Arpaci, J.A. Copeland, "Buffer Management for Shared Memory ATM Switches", IEEE Communication Surveys, First Quarter 2000, Vol. 3, No. 1, pp. 2-10.
5. Tomas Henriksson, "Intra-Packet Data-Flow Protocol Processor", PhD Dissertation, Linkopings universitet, 2003.
6. th IEEE International Conference on Electronics, Circuits and Systems, vol. 3, pp. 1026-1029, December 2003.
7. T. Henriksson, U. Nordqvist, D. Liu, "Specification of a configurable general-purpose protocol processor", IEEE Proceedings on Circuits, Devices and Systems, vol. 149, issue: 3, pp. 198-202, June 2002.
8. A. Tobagi, "Fast Packet Switch Architectures for Broadband Integrated Services Digial Networks", Proceedings of IEEE, vol. 78, pp. 133-167, January 1990.
9. M. Irland, "Buffer Management in a Packet Switch", IEEE Transactions on Communications, COM-26, no. 3, pp. 328-337, March 1978.
10. G. J. Foschini, B. Gopinath, "Sharing Memory Optimally", IEEE Transactions on Communications, vol. COM-31, no. 3, pp. 352-360, March 1983.
11. F. Kamoun, L. Kleinrock, "Analysis of Shared Finite Storage in a Computer Network Node Environment under General Traffic Conditions", IEEE Transactions on Communications, vol., COM-28, pp. 992-1003, July 1980.
12. S. X. Wei, E.J. Coyle, M.T. Hsiao, "An Optimal Buffer Management Policy for High-Performance Packet Switching", Proceedings of IEEE GLOBECOM'91, vol. 2, pp. 924-928, December 1991.
13. A. K. Thareja, A.K. Agarwal, "On the Design of Optimal Policy for Sharing Finite Buffers", IEEE Transactions on Communications, vol. COM - 32, no. 6, pp 737-780, June 1984.
14. A. K. Choudhury, E.L. Hahne, "Dynamic Queue Length Thresholds for Shared-Memory Packet Switches", IEEE/ACM Transactions on Communications, vol. 6, no. 2, pp. 130-140, April 1998.
15. Sundar Iyer, " SIM: A Fixed Length Packet Simulator", http://klamath.stanford.edu/tools/SIM
16. Vinod Rajan and Yul Chu, "An Enhanced Dynamic Packet Buffer management," in the proceedings of the 10* IEEE Symposium on Computers and Communications (ISCC 2005), pp. 869-874, La Manga del Mar Menor, Cartagena, Spain, June 27-30, 2005.