Hierarchical verification for increasing performance in reliable processors

Journal of Electronic Testing: Theory and Applications (JETTA)

Volumn 24, Issue 1-3, 2008, Pages 117-128

  Yoo, Joonhyuk ^a   Franklin, Manoj ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

Active verification management; Correctness non critically; Fault tolerance; Filter checker; Hierarchical verification; Performance

Indexed keywords

BANDWIDTH; CONGESTION CONTROL (COMMUNICATION); FAULT TOLERANCE;

ACTIVE VERIFICATION MANAGEMENT (AVM); CORRECTNESS NON-CRITICALITY INDICATOR (CNI);

PROGRAM PROCESSORS;

EID: 40949114573     PISSN: 09238174     EISSN: 15730727     Source Type: Journal    
DOI: 10.1007/s10836-007-5037-z     Document Type: Conference Paper

References (20)

1. Austin TM (1999) DIVA: a reliable substrate for deep submicron microarchitecture design. In: Proceedings of the 32nd international symposium on microarchitecture, Nov
2. Chatterjee S, Weaver C, Austin T (2000) Efficient checker processor design. In: Proceedings of the 33rd international symposium on microarchitecture, Dec
3. Franklin M (1995) A study of time redundant fault tolerance techniques for superscalar processors. In: Proceedings of the IEEE international workshop on defect and fault tolerance in VLSI systems
4. Gomaa MA, Vijaykumar TN (2005) Opportunistic transient-fault detection. In: Proceedings of the 32nd international symposium on computer architecture, Jun
5. Kumar S, Aggarwal A (2006) Reducing resource redun dancy for concurrent error detection techniques in high performance microprocessors. In: Proceedings of the 12th international symposium on high-performance computer architecture, Feb
6. Mahmood A, McCluskey EJ (1988) Concurrent error detection using watchdog processors-a survey. IEEE Trans Comput 37(2):160-174, Feb
7. Mukherjee SS, Kontz M, Reinhardt SK (2002) Detailed design and evaluation of redundant multithreading alternatives. In: Proceedings of the 29th international symposium on computer architecture, Jun
8. Mukherjee SS, Weaver C, Emer J, Reinhardt SK, Austin TM (2003) A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In: Proceedings of the 36th international symposium on microarchitecture, Dec
9. Ray J, Hoe JC, Falsafi B (2001) Dual use of superscalar datapath for transient-fault detection and recovery. In: Proceedings of the 34th international symposium on microarchitecture, Dec
10. Reinhardt SK (2005) Using the m5 simulator. ISCA tutorials and workshops, Jun
11. Reinhardt SK, Mukherjee SS (2000) Transient fault detection via simultaneous multithreading. Proceedings of the 27th international symposium on computer architecture, Jun
12. Rotenberg E (1999) Slipstream processors: improving both performance and fault tolerance. In: Proceedings of the 33rd international symposium on microarchitecture, Jun
13. Shen JP, Schuette MA (1987) Processor control flow monitoring using signatured instruction stream. IEEE Trans Comput 36(3):264-277, Mar
14. Skadron K, Stan MR, Huang W, Velusamy S, Sankaranarayanan K, Tarjan D (2003) Temperature-aware microarchitecture. In: Proceedings of the 30th international symposium on computer architecture, Jun
15. Smolens JC, Kim J, Hoe JC, Falsafi B (2004) Efficient resource sharing in concurrent error detecting superscalar microarchitectures. In: Proceedings of the 37th international symposium on microarchitecture, Dec
16. Sundaramoorthy K, Purser Z, Rotenberg E (2000) Slipstream processors: improving both performance and fault tolerance. In: Proceedings of the 33rd international symposium on microarchitecture, Dec
17. Upadhyaya JS, Saluja KK (1986) A watchdog processor based general rollback techniques with multiple retries. IEEE Trans Softw Eng 12(1):87-95, Jan
18. Vijaykumar TN, Pomeranz I, Cheng K (2002) Transient-fault recovery using simultaneous multithreading. In: Proceedings of the 29th international symposium on computer architecture, Jun
19. Weaver C, Emer J, Mukherjee SS, Reinhardt SK (2004) Characterizing the effects of transient faults on a high-performance processor pipeline. In: Proceedings of the international conference on dependable systems and networks, Jun
20. Yoo J, Franklin M (2006) The filter checker: an active verification management approach. In: Proceedings of the 21st international symposium on defect and fault tolerance in VLSI systems, Oct