High-performance embedded branch predictor by combining branch direction history and global branch history

IET Computers and Digital Techniques

Volumn 2, Issue 2, 2008, Pages 142-154

  Kwak, J W ^a   Jhon, C S ^b  

^a Yeungnam University   (South Korea)

^b Seoul National University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; MICROPROCESSOR CHIPS;

BRANCH INSTRUCTION; BRANCH PREDICTION TECHNIQUES; MICROPROCESSOR CORES;

EMBEDDED SYSTEMS;

EID: 40549101012     PISSN: 17518601     EISSN: None     Source Type: Journal    
DOI: 10.1049/iet-cdt:20060130     Document Type: Article

References (32)

1. Cortex-M3 r1p1: Technical Reference Manual, Ref: DDI0337D, Issued: 27 September 2006
2. Cortex-R4: 'A mid-range processor for deeply-embedded application'. ARM Whitepaper
3. Hennessy, J.L., and Patterson, D.A.: ' Computer architecture: a quantitative approach ', 3rd (Morgan Kaufmann Publishers Inc, 2001)
4. Yeh, T.Y., and Patt, Y.N.: ' Two-level adaptive branch prediction ', Proc. 24th ACM/IEEE Int. Symp. Microarchitecture, 1991, p. 51-61
5. Yeh, T.Y., and Patt, Y.N.: ' Alternative implementations of two-level adaptive branch prediction ', Proc. 19th Int. Symp. Computer Architecture, May, 1992, p. 124-134
6. ' Combining branch predictors ', Technical Report TN-36m, Digital Western Research Laboratory, June, 1993
7. Sprangle, E., Chappell, R.S., and Alsup, M.: et al. ' The agree predictor: a mechanism for reducing negative branch history interference ', (IEEE ISCA '97)
8. Lee, C.-C., Chen, I.-C.K., and Mudge, T.N.: ' The bi-mode branch predictor ', Int. Symp. Microarchitecture IEEE'97, p. 4-13
9. Loh, G., and Henry, D.S.: ' Predicting conditional branches with fusion-based hybrid predictors ', 11th, Conf. Parallel Architectures and Compilation Techniques (PACT), September, 2002
10. Lu, Z., Lach, J., and Stan, M.R.: et al. ' Alloyed branch history: combining global and local branch history for robust performance ', Int. J. Parallel Program., 2003, 31, (2), p. 137-177 0885-7458
11. ' De-aliased hybrid branch predictors ', Technical Report PI-1229, IRISA, February, 1999
12. ' K7 challenges Intel, new AMD processor could beat Intel's Katmai ', Microprocessor Report, 1998, vol. 12(14)
13. McNairy, C., and Soltis, D.: ' Itanium 2 processor microarchitecture ', Micro, 2006, 23, (2), p. 44-55
14. McLellan, E.J., and Webb, D.A.: ' The Alpha 21264 microprocessor architecture ', Proc. Int. Conf. Computer Design, IEEE, 1998, p. 90-95
15. Bate, I., and Reutemann, R.: ' Efficient integration of bimodal branch prediction and pipeline analysis ', 11th, IEEE Int. Conf. Embedded and Real-time Computing Systems and Applications (RTCSA'05), August, 2005, p. 39-44
16. ARM7TDMI r4p1: Technical Reference Manual, Ref: ARM DDI 0210C, Issued: 01 November 2004
17. ARM926EJ-S (r0p4/r0p5): Technical Reference Manual, Ref: DDI0198D, Issued: 26 January 2004
18. ARM1022E r0p2: Technical Reference Manual, Ref: DDI0237C, Issued: 19 August 2005
19. ARM1136JF-S and ARM1136J-S r1p1: Technical Reference Manual, Ref: DDI0211I, Issued: 06 December 2006
20. Ribas, L.V.M., and Goncalves, R.A.D.: ' Evaluating branch prediction using two-level perceptron table ', 14th, Euromicro Int. Conf. Parallel, Distributed, and Network-based Processing (PDP'06), February, 2006, p. 145-148
21. Loh, G.H.: ' A simple divide-and-conquer approach for neural-class branch prediction ', 4th, Int. Conf. Parallel Architectures and Compilation Techniques (PACT'05), September, 2005, p. 243-254
22. Majumdar, R., and Weitz, D.: ' Branch prediction using neural nets ', CS252 Project Fall, 2000
23. Jimenez, D.A., and Lin, C.: ' Neural methods for dynamic branch prediction ', ACM Trans. Comput. Syst, 2002, 20, (4), p. 369-397 0734-2071
24. Steven, G., Anguera, R., and Egan, C.: et al. ' Dynamic branch prediction using neural networks ', Proc. Euromicro Symp. Digital Systems Design, 2001, p. 178-185
25. Michaud, P., Seznec, A., and Uhlig, R.: ' Trading conflict and capacity aliasing in conditional branch predictors ', Proc. 24th Int. Symp. Computer Architecture, June, 1997, p. 292-303
26. ' Evaluating future micro-processors: the SimpleScalar tool set ', Technical Report TR-1308, University of Wisconsin-Madison, Computer Sciences Department, 1997
27. Intel XScale® Core Developer's Manual, January 2004
28. SPEC CPU2000 Benchmarks, available at: http://www.spec.org/cpu2000/docs/
29. Henning, J.L.: ' SPEC CPU2000: measuring CPU performance in the new millennium ', IEEE Comput., 2000, 33, (7), p. 28-35
30. Faucett, L.: ' Fundamentals of neural networks: architectures, algorithms and applications ', (Prentice-Hall, Englewood Cliffs, NJ, 1994)
31. Rosenblatt, F.: ' Principles of neurodynamics: perceptrons and the theory of brain mechanisms ', (Spartan, New York, 1962)
32. Callan, R.: ' The essence of neural netoworks ', (Prentice-Hall, 1999)