VHDL implementation of a turbo decoder with log-MAP-based iterative decoding

IEEE Transactions on Instrumentation and Measurement

Volumn 53, Issue 4, 2004, Pages 1268-1278

  Tong, Yanhui ^a   Yeap, Tet Hin ^a   Chouinard, Jean Yves ^b  

^a UNIVERSITY OF OTTAWA   (Canada)

^b UNIVERSITÉ LAVAL   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; C (PROGRAMMING LANGUAGE); COMPUTER HARDWARE DESCRIPTION LANGUAGES; CONVOLUTIONAL CODES; DATA COMMUNICATION SYSTEMS; DECODING; ITERATIVE METHODS; VLSI CIRCUITS;

ITERATIVE DECODING; TURBO DECODER;

TURBO CODES;

EID: 4043152016     PISSN: 00189456     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIM.2004.830595     Document Type: Article

References (15)

1. C. E. Shannon, "The mathematical theory of communication," Bell Syst. Tech. J., vol. 27, pp. 379-423, July/Oct. 1948.
2. S. G. Wilson, Digital Modulation and Coding. Englewood Cliffs, NJ: Prentice-Hall, 1996.
3. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near shannon limit error-correcting coding and decoding: Turbo-Codes," in Proc. ICC'93, pp. 1064-1070.
4. P. Robertson, E. Villebrun, and P. Hoeher, "A comparison of optimal and sub-optimal MAP decoding algorithm operating in the log domain," in Proc. ICC'95, pp. 1009-1013.
5. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, "Optimal decoding of linear codes for minimizing symbol error rate," IEEE Trans. Inform. Theory, vol. IT-13, pp. 284-287, Nar. 1974.
6. J. Hagenauer and P. Hoeher, "A Viterbi algorithm with soft-decision outputs and its applications," in Proc. IEEE Globecom Conf., Dallas, TX, Nov. 1989, pp. 1680-1686.
7. C. Berrou, P. Adde, E. Angui, and S. Faudeil, "A low complexity soft-output Viterbi decoder architecture," in Proc. IEEE ICC 1993, Geneva, Switzerland, May 1993, pp. 737-740.
8. Y. Wu, B. D. Woerner, and T. K. Blankenship, "Data width requirements in SISO decoding with modulo normalization," IEEE Trans. Commun., vol. 49, Nov. 2001.
9. G. Montorsi and S. Benedetto, "Design of fixed-point iterative decoders for concatenated codes with interleavers," IEEE J. Select. Areas Commun., vol. 19, May 2001.
10. Y. Tong, "VHDL implementation of turbo codec," Master's thesis, Univ. Ottawa, 2003.
11. H. Michel, A. Worm, and N. Wehn, "Influence of quantization on the bit-error performance of turbo-decoders," in Proc. VTC-2000, pp. 581-585.
12. B. Emmanuel, J. G. Warren, and G. Glenn. VLSI architectures for the forward-backward algorithm. [Online]. Available: http://lester.univ-ubs.fr:8080/~boutillon/sanchezt/main.htm.
13. A. J. Viterbi, "An intuitive justification and simplified implementation of MAP decoder for convolutional codes," IEEE J. Select. Areas Commun., vol. 16, pp. 260-264, Feb. 1998.
14. X.-J. Zeng and Z.-L. Hong, "Design and implementation of a turbo decoder for 3G W-CDMA systems," IEEE Trans. Consumer Electron., vol. 48, pp. 284-291, May 2002.
15. K. C. Shashidhar, A. Vandecappelle, and F. Catthoor, "Low power design of turbo decoder modules with exploration of energy-performance trade-offs," in Proc. PACT'01, Barcelona, Spain, Sept. 8-12, 2001, pp. 10-1-10-6.