A submicron analog neural network with an adjustable-level output unit

Proceedings of the 10th International Conference on Microelectronics, ICM 1998

Volumn 1998-December, Issue , 1998, Pages 294-297

  Abutalebi, A H ^a   Fakhraie, S M ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

MICROELECTRONICS; SPICE;

ANALOG NEURAL NETWORK; CURRENT COMPARATORS; FEED-FORWARD; GILBERT MULTIPLIERS; HSPICE SIMULATIONS; MULTI-LAYER NETWORK; SUBMICRON;

NETWORK LAYERS;

EID: 40249118501     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICM.1998.825622     Document Type: Conference Paper

References (6)

1. C. Mead. Analog Integrated Circuits and Neural eniorks. New York McGraw-HiD. 1989.
2. H. A. Castro. S. M. Tam and M. A. Holler, Implementation and performance of an analog nonvolatile neural network." Analog Integrated circuits and Signal Processing 4. pp. 97-113. 1993.
3. S. Satvanaravana and Y. p. Tsividis. "A reconfigurable VLSI neural network. IEEE J. Solid-State circuits, vol. 27. no. . PP. 67-81. Ian. 1992.
4. J. Choi. S. H. Bang and B. J. Sheu. "A programmable analoe VLSI neural network processor for cOmmunication receivers." IEEE Trans. Neural Networks. vol. 4. no. 4. pp. 484-49-I. May. 1993.
5. T. Morisha. Y. Tamura. and T. Otsuki. "A EiCMOS analog neural network with dynamically updated weights. Proc. IEEE inter. Solid-State Circuits Conference. pp. 142-133. 1990.
6. A. H. Abutalebi and S. M. Fakhraie. Submicron analog multipliers: overview, comparison and modeling." Proceedings of lnrernau anal Conference on .1 licroelectronic.. ICf9 7, 1997. Bandung, Indonesia. pp. 85-88.