![]() |
Volumn 2, Issue , 2006, Pages 731-734
|
On the performance of incremental redundancy hybrid ARQ schemes with rate compatible LDPC codes
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTER SIMULATION;
FADING CHANNELS;
MATRIX ALGEBRA;
PATTERN MATCHING;
REDUNDANCY;
PARITY CHECK MATRIX;
RATE MATCHING;
CODES (SYMBOLS);
|
EID: 39749088119
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ICCCAS.2006.284758 Document Type: Conference Paper |
Times cited : (2)
|
References (7)
|