Frequency synthesizer using dual offset mixing for low phase noise and narrow resolution

Proceedings of the IEEE International Frequency Control Symposium and Exposition

Volumn , Issue , 2006, Pages 224-227

  Song, Ki Jae ^a   Lee, Jae Il ^a   Shim, Hyun Seop ^a  

^a SAMSUNG Electronics   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; PHASE NOISE; VARIABLE FREQUENCY OSCILLATORS;

DUAL OFFSET MIXING; FREQUENCY RESOLUTION; NARROW RESOLUTION; PHASE DOMAIN NOISE MODEL;

FREQUENCY SYNTHESIZERS;

EID: 39049145782     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FREQ.2006.275384     Document Type: Conference Paper

References (7)

1. H. H. Chang and S. I. Liu, "A wide-range and fast-locking all-digital cycle-controlled delay-locked loop," IEEE J. Solid-State Circuits, vol. 40, pp. 661-670, Mar. 2005.
2. Taslakov, "Direct digital synthesiser with improved spectrum at low frequencies," Proc. IEEE Int. Symp. Frequency Control, pp. 280-283, June 2000.
3. W. F. Egan, "Modeling phase noise in frequency dividers," IEEE Trans. Ultrason., Ferroelect., Frequency Control, vol. 37, pp. 307-315, July 1990.
4. rd edition, Dean Banerjee Pub., Oct. 2003.
5. L. J. Kushner and M. T. Ainsworth, "A spurious reduction technique for high-speed direct digital synthesizers," Proc. IEEE Int. Symp. Frequency Control, pp. 920-927, June 1996.
6. M. Bozic and J. G. Gardiner, "Direct digital synthesis spurious noise properties," IEEE Colloquium Direct Digital Frequency Synthesis, pp. 1/1-1/6, Nov. 1991.
7. B. Zhang and P. Allen, "Feed-forward compensated high switching speed digital phase-locked loop frequency synthesizer," Proc. IEEE Int. Symp. Circuits and Systems, vol. 4, pp. 371-374, June 1999.