Reconfigurable asynchronous logic

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2006, Pages 13-20

  Manohar, Rajit ^a  

^a Cornell University ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT-LEVEL FLEXIBILITY; RECONFIGURABLE ASYNCHRONOUS LOGIC;

COMPUTATIONAL COMPLEXITY; CONFORMAL MAPPING; DATA FLOW ANALYSIS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); LOGIC DESIGN;

ASYNCHRONOUS SEQUENTIAL LOGIC;

EID: 39049129774     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2006.320939     Document Type: Conference Paper

References (24)

1. V. Betz and J. Rose. VPR: A new packing, placement, and routing tool for FPGA research. In Proc. International Workshop on Field Programmable Logic and Applications, 1997.
2. Jack B. Dennis. The evolution of 'static' data-flow architecture. In J.-L. Gaudiot and L. Bic, editors, Advanced Topics in Data-Flow Computing. Prentice-Hall, 1991.
3. Virantha Ekanayake, Clinton Kelly IV, and Rajit Manohar. An ultra low power processor for sensor networks. In Proceedings of the 11th International Symposium on Architectural Support for Programming Languages and Operating Systems, pages 27-36, Boston, MA, 2004.
4. S. Hauck, S. Burns, G. Borriello, and C. Ebeling. An FPGA for implementing asynchronous circuits. IEEE Design & Test of Computers, 11(3):60-69, 1994.
5. Q. T. Ho, J-B Rigaud, L. Fesquet, M. Renaudin, and R. Rolland. Implementing asynchronous circuits on LUT based FPGAs. In Proc. International Conference on Field Programmable Logic and Applications, 2002.
6. D. L. How. A self clocked FPGA for general purpose logic emulation. In Proc. of the IEEE Custom Integrated Circuits Conference, 1996.
7. Clinton Kelly IV, Virantha Ekanayake, and Rajit Manohar. Snap: A sensor network asynchronous processor. In Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems, pages 24-35, Vancouver, BC, 2003.
8. R. Konishi, H. Ito, H. Nakada, A. Nagoya, K. Oguri, N. Imlig, T. Shiozawa, M. Inamori, and K. Nagami. PCA-1: A fully asynchronous self-reconflgurable LSI. In Proc. International Symposium on Asynchronous Circuits and Systems, 2001.
9. Ian Kuon and Jonathan Rose. Measuring the gap between fpgas and asics. In Proceedings of FPGA 2006, 2006.
10. Andrew Lines. Pipelined asynchronous circuits. Master's thesis, California Institute of Technology, 1995.
11. Rajit Manohar and Alain J. Martin. Quasi delay-insensitive circuits are turing complete. In Proc. International Symposium on Asynchronous Circuits and Systems, March 1996.
12. Rajit Manohar and Alain J. Martin. Slack elasticity in concurrent computing. In Proc. International Conference on the Mathematics of Program Construction, 1998.
13. Alain J. Martin. The limitations to delay-insensitivity in asynchronous circuits. In Proc. Conference on Advanced Research in VLSI, 1990.
14. Alain J. Martin, Andrew Lines, Rajit Manohar, Mika Nyström, Paul Penzes, Robert Southworth, Uri V. Cummings, and Tak-Kwan Lee. The design of an asynchronous MIPS R3000. In Proc. Conference on Advanced Research in VLSI, pages 164-181, September 1997.
15. R. Payne. Asynchronous FPGA architectures. IEE Computers and Digital Techniques, 143(5), 1996.
16. Song Peng, David Fang, John Teifel, and Rajit Manohar. Automated synthesis for asynchronous fpgas. In Proc. International Symposium on Field Programmable Gate Arrays, 2005.
17. Charles L. Seitz. System Timing, volume Introduction to VLSI Systems by Carver Mead and Lynn Conway, chapter 7. 1979.
18. John Teifel and Rajit Manohar. Programmable asynchronous pipeline arrays. In Proc. International Conference on Field Programmable Logic and Applications, September 2003.
19. John Teifel and Rajit Manohar. An asynchronous dataflow fpga architecture. IEEE Transactions on Computers, 53(11), 2004.
20. John Teifel and Rajit Manohar. Highly pipelined asynchronous FPGAs. In Proc. International Symposium on Field Programmable Gate Arrays, February 2004.
21. John Teifel and Rajit Manohar. Static tokens: Using dataflow to automate concurrent pipeline synthesis. In Proc. International Symposium on Asynchronous Circuits and Systems, April 2004.
22. C. Traver, R. B. Reese, and M. A. Thornton. Cell designs for self-timed FPGAs. In Proc. of ASIC/SOC Conference, 2001.
23. Ted E. Williams. Self-Timed Rings and their Application to Division. PhD thesis, Stanford University, 1991.
24. Catherine G. Wong, Alain J. Martin, and Peter Thomas. An architecture for asynchronous fpgas. In IEEE International Conference on Field-Programmable Technology, December 2003.