A 30 GS/s 4-bit binary weighted DAC in SiGe BiCMOS technology

Proceedings of the IEEE Bipolar/BiCMOS Circuits and Technology Meeting

Volumn , Issue , 2007, Pages 46-49

  Halder, Samiran ^a   Gustat, Hans ^a  

^a IHP   (Germany)

Author keywords

Bipolar circuit; Current steering DAC; High speed logic; Resistive weighting; Unary weighted architecture

Indexed keywords

ANALOG TO DIGITAL CONVERSION; BIPOLAR INTEGRATED CIRCUITS; ELECTRIC CURRENTS; FORMAL LOGIC;

CURRENT STEERING; RESISTIVE WEIGHTING; UNARY WEIGHTED ARCHITECTURE;

BICMOS TECHNOLOGY;

EID: 39049102437     PISSN: 10889299     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BIPOL.2007.4351836     Document Type: Conference Paper

References (12)

1. M. J. Flanagan, G. A. Zimmerman, " Spur-Reduced Digital Sinusoid Synthesis ", IEEE Transaction on Communication, Vol. 43, pp. 2254-2262, 1995.
2. D. C. Larson, "High Speed Direct Digital Synthesis Techniques and Applications", Proc. GaAs IC Symposium, pp. 209-212, 1998.
3. M. El Said, J. Sitch, M. Elmasry, "A 0.5 /sp1 mu/m SiGe pre-equalizer for 10 Gb/s single-mode fiber optic links", Proc. ISSCC, pp.224-225, 595, 2005.
4. D. Baranauskas, D. Zelenin, " A 0.36W 6b upto 20GS/s DAC for UWB Wave Formation", Proc. ISSCC, pp. 580-581, 675, 2006.
5. J. Ketola, et al, "Trensmitter Utilising Bandpass Delta-Sigma Modulator and Switech Mode Power Amplifier", Proc. ISCAS, pp. 633-636, 2004.
6. Van den Bosch, A. et al, " A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter", IEEE Journal of Solid State Circuits, Vol. 36, pp. 315-324, 2001.
7. B. Schafferer, R. Adams, "A 3V CMOS 400mW 14b 1.4GS/S DAC for Multi-Carrier Applications" Proc. ISSCC, pp.360-361, 532, 2004.
8. B. Heinemann et al., "Novel Collector Design for High-Speed SiGe:C HBTs", Proc. IEDM, pp. 775-778, 2002.
9. B. Razavi, "Principles of Data Conversion System Design", IEEE Press, 1995, ISBN 0-7803-1093-4.
10. M. Rodwell, "High Speed Integrated Circuit Technology, Towards 100GHz Logic", World Scientific, 2001, ISBN 981-02-4638-2
11. P. Schvan, et al, " A 22 GS/s 6b DAC with Integrated Digital Ramp Generator", Proc. ISSCC, pp. 122-123, 588, 2005
12. W. Cheng et al. "A 3b 40GS/s ADC-DAC in 0.12 μm SiGe", Proc. ISSCC 2004, pp. 262-263, 2004.