A 30-GS/sec track and hold amplifier in 0.13-μm CMOS technology

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2006, Pages 493-496

  Shahramian, Shahriar ^a   Voinigescu, Sorin P ^a   Carusone, Anthony Chan ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); BANDWIDTH; SWITCHED FILTERS; TRANSISTORS;

TRACK AND HOLD AMPLIFIER (THA); TRACK MODE;

CMOS INTEGRATED CIRCUITS;

EID: 39049101407     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2006.320891     Document Type: Conference Paper

References (12)

1. A. Garg, A. C. Carusone, and S. P. Voinigescu, "A 1-tap 40-Gbps look-ahead decision feedback equalizer in 0.18μm SiGe BiCMOS technology," in CSICS, Proceedings of the IEEE, Oct. 2005, pp. 37-40.
2. A. Hazneci and S. P. Voinigescu, "49-Gb/s, 7-tap transversal filter in 0.18μm SiGe BiCMOS for backplane equalization," in CSICS, Proceedings of the IEEE, Oct. 2004, pp. 101-104.
3. P. Schvan, D. Pollex, S. Wang, C. Falt, and N. B. Hamida, "A 22GS/s 5b ADC in 0.13μm SiGe BiCMOS," in Solid-State Circuits Conference, IEEE International, Digest of Technical Papers, Feb. 2006, pp. 572-573.
4. P. Vorenkamp and J. Verdaasdonk, "Fully Bipolar, 120-MSample/s 10-b track-and-hold circuit," IEEE J. Solid-State Circuits, pp. 988-992, Sept. 1992.
5. S. Shahramian, A. C. Carusone, and S. Voinigescu, "A 40-GSamples/Sec Track & Hold Amplifier in 0.18μm SiGe BiCMOS technology," in CSICS, Proceedings of the IEEE, Oct. 2005, pp. 101-104.
6. T. Sato, S. Takagi, N. Fujii, Y. Hashimoto, K. Sakata, and H. Okada, "4-Gb/s Track and Hold Circuit using Parasitic Capacitance Canceller," in ESSCIRC, Proceeding of the IEEE, Sept. 2004, pp. 347-350.
7. A. Boni, A. Pierazzi, and C. Morandi, "A 10-b 185-MS/s Track-and-Hold in 0.35-μm CMOS," IEEE J. Solid-State Circuits, pp. 195-203, Feb. 2001.
8. N. Tchamov, M. Velichkov, A. Keranen, and V. Stoyanov, "Differentially pre-compensated GHz-range low-voltage track-and-hold," in Electronic Letters, Jan. 2003, p. 180.
9. Y. Lu, W. Kuo, X. Li, R. Krithivasan, J. Cressler, Y. Borokhovych, H. Gustat, B. Tillack, and B. Heinemann, "An 8-bit, 12 GSample/sec SiGe track-and-hold amplifier," in BCTM, Proceedings of the IEEE, Oct. 2005, pp. 148-151.
10. J. Lee, A. Leven, J. Weiner, Y. Baeyens, Y. Yang, W Sung, J. Frachoviak, R. Kopf, and Y.-K. Chen, "6-b 12-GSamples/S track-and-hold amplifier in InP DHBT Technology," IEEE J. Solid-State Circuits, pp. 1533-1539, Sept. 2003.
11. S. Voinigescu, T. Dickson, T. Chalvatzis, A. Hazneci, E. Laskinand, R. Beerkens, and I. Khalid, "Algorithmic Design Methodologies and Design Porting of Wireline Transceiver IC Building Blocks Between Technology Nodes," in CICC, Proceedings of the IEEE, Sept. 2005, pp. 110-117.
12. F. Pera and S. Voinigescu, "An SOI CMOS, High Gain and Low Noise Transimpedance-Limiting Amplifier for 10Gb/s Applications," in RFIC, June 2006, to appear.