-
1
-
-
0029540973
-
Synthesis of multiplier-less FIR filters with minimum number of additions
-
M. Mehendale, S. D. Sherlekar, and G. Venkatesh, "Synthesis of multiplier-less FIR filters with minimum number of additions," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 1995, pp. 668-671.
-
(1995)
Proc. IEEE/ACM Int. Conf. Comput.-Aided Des
, pp. 668-671
-
-
Mehendale, M.1
Sherlekar, S.D.2
Venkatesh, G.3
-
2
-
-
0030219197
-
Fast FIR digital filter structures using minimal number of adders and its application to filter design
-
Aug
-
M. Yagyu, A. Nishihara, and N. Fujii, "Fast FIR digital filter structures using minimal number of adders and its application to filter design," IEICE Trans. Fundam. Electron. Commun. Comput. Sci., vol. E79-A, no. 8, pp. 1120-1129, Aug. 1996.
-
(1996)
IEICE Trans. Fundam. Electron. Commun. Comput. Sci
, vol.E79-A
, Issue.8
, pp. 1120-1129
-
-
Yagyu, M.1
Nishihara, A.2
Fujii, N.3
-
3
-
-
0030260927
-
Subexpression sharing in filters using canonic signed digit multipliers
-
Oct
-
R. I. Hartley, "Subexpression sharing in filters using canonic signed digit multipliers," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 43, no. 10, pp. 677-688, Oct. 1996.
-
(1996)
IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process
, vol.43
, Issue.10
, pp. 677-688
-
-
Hartley, R.I.1
-
4
-
-
0032752016
-
A new algorithm for elimination of common subexpressions
-
Jan
-
R. Pasko, P. Schaumont, V. Derudder, S. Vernalde, and D. Durackova, "A new algorithm for elimination of common subexpressions," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 18, no. 1, pp. 58-68, Jan. 1999.
-
(1999)
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst
, vol.18
, Issue.1
, pp. 58-68
-
-
Pasko, R.1
Schaumont, P.2
Derudder, V.3
Vernalde, S.4
Durackova, D.5
-
5
-
-
0034857669
-
Digital filter synthesis based on minimal signed digit representation
-
Jun
-
I. C. Park and H. J. Kang, "Digital filter synthesis based on minimal signed digit representation," in Proc. DAC, Jun. 2001, pp. 468-473.
-
(2001)
Proc. DAC
, pp. 468-473
-
-
Park, I.C.1
Kang, H.J.2
-
6
-
-
0036489982
-
Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm
-
Mar
-
M. M. Peiro, E. I. Boemo, and L. Wanhammar, "Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 3, pp. 196-203, Mar. 2002.
-
(2002)
IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process
, vol.49
, Issue.3
, pp. 196-203
-
-
Peiro, M.M.1
Boemo, E.I.2
Wanhammar, L.3
-
7
-
-
9744259659
-
A novel commonsubexpression-elimination method for synthesizing fixed-point FIR filters
-
Nov
-
C. Y. Yao, H. H. Chen, C. J. Chien, and C. T. Hsu, "A novel commonsubexpression-elimination method for synthesizing fixed-point FIR filters," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 11, pp. 2215-2221, Nov. 2004.
-
(2004)
IEEE Trans. Circuits Syst. I, Reg. Papers
, vol.51
, Issue.11
, pp. 2215-2221
-
-
Yao, C.Y.1
Chen, H.H.2
Chien, C.J.3
Hsu, C.T.4
-
8
-
-
34547351516
-
Comparison of the horizontal and the vertical common subexpression elimination methods for realizing digital filters
-
May
-
A. P. Vinod and E. M.-K. Lai, "Comparison of the horizontal and the vertical common subexpression elimination methods for realizing digital filters," in Proc. IEEE Int. Conf. Circuits Syst., May 2005, vol. 1, pp. 496-499.
-
(2005)
Proc. IEEE Int. Conf. Circuits Syst
, vol.1
, pp. 496-499
-
-
Vinod, A.P.1
Lai, E.M.-K.2
-
9
-
-
0026172788
-
Primitive operator digital filters
-
Jun
-
D. R. Bull and D. H. Horrocks, "Primitive operator digital filters," Proc. Inst. Electr. Eng. - Circuits, Systems Devices, vol. 138, no. 3, pp. 401-412, Jun. 1991.
-
(1991)
Proc. Inst. Electr. Eng. - Circuits, Systems Devices
, vol.138
, Issue.3
, pp. 401-412
-
-
Bull, D.R.1
Horrocks, D.H.2
-
10
-
-
0029374075
-
Use of minimum-adder multiplier blocks in FIR digital filters
-
Sep
-
A. G. Dempster and M. D. Macleod, "Use of minimum-adder multiplier blocks in FIR digital filters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 9, pp. 569-577, Sep. 1995.
-
(1995)
IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process
, vol.42
, Issue.9
, pp. 569-577
-
-
Dempster, A.G.1
Macleod, M.D.2
-
11
-
-
0038071068
-
FIR filter synthesis algorithms for minimizing the delay and the number of adders
-
Aug
-
I.C. Park and H. J. Kang, "FIR filter synthesis algorithms for minimizing the delay and the number of adders," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 8, pp. 770-777, Aug. 2001.
-
(2001)
IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process
, vol.48
, Issue.8
, pp. 770-777
-
-
Park, I.C.1
Kang, H.J.2
-
12
-
-
27644473210
-
Contention resolution algorithm for common subexpression elimination in digital filter design
-
Oct
-
F. Xu, C. H. Chang, and C. C. Jong, "Contention resolution algorithm for common subexpression elimination in digital filter design," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 10, pp. 695-700, Oct. 2005.
-
(2005)
IEEE Trans. Circuits Syst. II, Exp. Briefs
, vol.52
, Issue.10
, pp. 695-700
-
-
Xu, F.1
Chang, C.H.2
Jong, C.C.3
-
13
-
-
34250199345
-
Multiplierless multiple constant multiplication
-
May
-
Y. Voronenko and M. Pushcel, "Multiplierless multiple constant multiplication," ACM Trans. Algorithms, vol. 3, no. 2, May 2007.
-
(2007)
ACM Trans. Algorithms
, vol.3
, Issue.2
-
-
Voronenko, Y.1
Pushcel, M.2
-
14
-
-
14644433715
-
Multiplierless FIR filter design algorithms
-
Mar
-
M. D. Macleod and A. G. Dempster, "Multiplierless FIR filter design algorithms," IEEE Signal Process. Lett., vol. 12, no. 3, pp. 186-189, Mar. 2005.
-
(2005)
IEEE Signal Process. Lett
, vol.12
, Issue.3
, pp. 186-189
-
-
Macleod, M.D.1
Dempster, A.G.2
-
15
-
-
33751413785
-
An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications
-
Nov
-
P. Flores, J. Monteiro, and E. Costa, "An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications," in Proc. IEEE Int. Conf. Comput.-Aided Des., Nov. 2005, pp. 13-16.
-
(2005)
Proc. IEEE Int. Conf. Comput.-Aided Des
, pp. 13-16
-
-
Flores, P.1
Monteiro, J.2
Costa, E.3
-
17
-
-
0027211367
-
Critical path minimization using retiming and algebraic speed-up
-
Z. Iqbal, M. Potkonjak, S. Dey, and A. Parker, "Critical path minimization using retiming and algebraic speed-up," in Proc. ACM/IEEE Des. Autom. Conf., 1993, pp. 573-577.
-
(1993)
Proc. ACM/IEEE Des. Autom. Conf
, pp. 573-577
-
-
Iqbal, Z.1
Potkonjak, M.2
Dey, S.3
Parker, A.4
-
18
-
-
0030086034
-
Multiple constant multiplications: Efficient and versatile framework and algorithms for exploring common subexpression elimination
-
Feb
-
M. Potkonjak, M. B. Srivastava, and A. P. Chandrakasan, "Multiple constant multiplications: Efficient and versatile framework and algorithms for exploring common subexpression elimination," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 15, no. 2, pp. 151-165, Feb. 1996.
-
(1996)
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst
, vol.15
, Issue.2
, pp. 151-165
-
-
Potkonjak, M.1
Srivastava, M.B.2
Chandrakasan, A.P.3
-
19
-
-
13144260718
-
On the implementation of efficient channel filters for wideband receivers by optimizing common subexpression elimination methods
-
Feb
-
A. P. Vinod and E. M.-K. Lai, "On the implementation of efficient channel filters for wideband receivers by optimizing common subexpression elimination methods," IEEE Trans. Comput. -Aided Design Integr. Circuits Syst., vol. 24, no. 2, pp. 295-304, Feb. 2005.
-
(2005)
IEEE Trans. Comput. -Aided Design Integr. Circuits Syst
, vol.24
, Issue.2
, pp. 295-304
-
-
Vinod, A.P.1
Lai, E.M.-K.2
-
20
-
-
0029231165
-
Optimizing power using transformations
-
Jan
-
A. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. W. Brodersen, "Optimizing power using transformations," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 14, no. 1, pp. 12-31, Jan. 1995.
-
(1995)
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst
, vol.14
, Issue.1
, pp. 12-31
-
-
Chandrakasan, A.1
Potkonjak, M.2
Mehra, R.3
Rabaey, J.4
Brodersen, R.W.5
-
21
-
-
29144525341
-
An efficient coefficient-partitioning algorithm for realizing low complexity digital filters
-
Dec
-
A. P. Vinod and E. M.-K. Lai, "An efficient coefficient-partitioning algorithm for realizing low complexity digital filters," IEEE Trans. Comput.Aided Design Integr. Circuits Syst., vol. 24, no. 12, pp. 1936-1946, Dec. 2005.
-
(2005)
IEEE Trans. Comput.Aided Design Integr. Circuits Syst
, vol.24
, Issue.12
, pp. 1936-1946
-
-
Vinod, A.P.1
Lai, E.M.-K.2
-
22
-
-
33748124607
-
Low power and high-speed implementation of FIR filters for software defined radio receivers
-
Jul
-
A. P. Vinod and E. Lai, "Low power and high-speed implementation of FIR filters for software defined radio receivers," IEEE Trans. Wireless Commun., vol. 5, no. 7, pp. 1669-1675, Jul. 2006.
-
(2006)
IEEE Trans. Wireless Commun
, vol.5
, Issue.7
, pp. 1669-1675
-
-
Vinod, A.P.1
Lai, E.2
-
23
-
-
0024699067
-
An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients
-
Jul
-
H. Samueli, "An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients," IEEE Trans. Circuits Syst., vol. 36, no. 7, pp. 1044-1057, Jul. 1989.
-
(1989)
IEEE Trans. Circuits Syst
, vol.36
, Issue.7
, pp. 1044-1057
-
-
Samueli, H.1
-
24
-
-
0020829193
-
Discrete coefficient FIR digital filter design based upon an LMS criteria
-
Oct
-
Y. C. Lim and S. R. Parker, "Discrete coefficient FIR digital filter design based upon an LMS criteria," IEEE Trans. Circuits Syst., vol. CAS-30, no. 10, pp. 723-739, Oct. 1983.
-
(1983)
IEEE Trans. Circuits Syst
, vol.CAS-30
, Issue.10
, pp. 723-739
-
-
Lim, Y.C.1
Parker, S.R.2
-
25
-
-
0032661136
-
Software radio issues in cellular base stations
-
Apr
-
K. C. Zangi and R. D. Koilpillai, "Software radio issues in cellular base stations," IEEE J. Sel. Areas Commun., vol. 17, no. 4, pp. 561-573, Apr. 1999.
-
(1999)
IEEE J. Sel. Areas Commun
, vol.17
, Issue.4
, pp. 561-573
-
-
Zangi, K.C.1
Koilpillai, R.D.2
-
27
-
-
0003409584
-
-
Upper Saddle River, NJ: Prentice-Hall
-
J. G. Proakis and D. G. Manolakis, Digital Signal Processing Principles, Algorithms, and Applications. Upper Saddle River, NJ: Prentice-Hall, 1998.
-
(1998)
Digital Signal Processing Principles, Algorithms, and Applications
-
-
Proakis, J.G.1
Manolakis, D.G.2
|