General-purpose nonlinear model-order reduction using piecewise-polynomial representations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 27, Issue 2, 2008, Pages 249-264

  Dong, Ning ^a,b   Roychowdhury, Jaijeet ^a,c  

^a IEEE

^b TEXAS INSTRUMENTS   (United States)

^c University of Minnesota   (United States)

Author keywords

Nonlinear macromodeling; Piecewise polynomial (PWP)

Indexed keywords

FREQUENCY DOMAIN ANALYSIS; MATHEMATICAL MODELS; NONLINEAR ANALYSIS;

MACROMODELING; MACROMODELS; MODEL-ORDER REDUCTION; NONLINEAR CIRCUITS; POLYNOMIAL REPRESENTATIONS;

POLYNOMIALS;

EID: 38649106749     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2007.907272     Document Type: Article

References (55)

1. Accellera Verilog-AMS Group, [Online]. Available: http://www.eda.org/ verilog-ams/.
2. L. Pillage and R. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 9, no. 4, pp. 352-366, Apr. 1990.
3. P. Feldmann and R. Freund, "Efficient linear circuit analysis by Padé approximation via the Lanczos process," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 14, no. 5, pp. 639-649, May 1995.
4. R. Freund, "Reduced-order modeling techniques based on Krylov subspaces and their use in circuit simulation," Bell Laboratories, Murray Hill, NJ, Tech. Rep. 11273-980217-02TM, 1998.
5. R. W. Freund, "Krylov-subspace methods for reduced-order modeling in circuit simulation," J. Comput. Appl. Math., vol. 123, no. 1/2, pp. 395-421, Nov. 2000.
6. A. Odabasioglu, M. Celik, and L. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," in Proc. Int. Conf. Comput.-Aided Des., Nov. 1997, pp. 58-65.
7. J. R. Phillips, L. Daniel, and M. Silveira, "Guaranteed passive balancing transformations for model order reduction," in Proc. IEEE Des. Autom. Conf., 2002, pp. 52-57.
8. J. Phillips and L. M. Silveira, "Poor man's TBR: A simple model reduction scheme," in Proc. Des., Autom. Test Eur. Conf. Exhib., 2004, pp. 938-943.
9. J.-R. Li, F. Wang, and J. White, "An efficient Lyapunov equation-based approach for generating reduced-order models of interconnect," in Proc. IEEE Des. Autom. Conf., 1999, pp. 1-6.
10. J. Roychowdhury, "Reduced-order modelling of time-varying systems," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 10, pp. 1273-1288, Nov. 1999.
11. J. Phillips, "Model reduction of time-varying linear systems using approximate multipoint Krylov-subspace projectors," in Proc. Int. Conf. Comput.-Aided Des., Nov. 1998, pp. 96-102.
12. J. Roychowdhury, "Reduced-order modelling of linear time-varying systems," in Proc. Int. Conf. Comput.-Aided Des., Nov. 1998, pp. 92-95.
13. J. Phillips, "Projection frameworks for model reduction of weakly nonlinear systems," in Proc. IEEE Des. Autom. Conf., Jun. 2000, pp. 184-189.
14. J. R. Phillips, "Automated extraction of nonlinear circuit macromodels," in Proc. IEEE Custom Integr. Circuits Conf, 2000, pp. 451-454.
15. P. Li and L. T. Pileggi, "NORM: Compact model order reduction of weakly nonlinear systems," in Proc. IEEE Des. Autom. Conf., 2003, pp. 472-477.
16. M. Rewienski and J. White, "A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices," in Proc. Int. Conf. Comput. -Aided Des., Nov. 2001, pp. 252-257.
17. M. Rewienski and J. White, "A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micro-machined devices," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 22, no. 2, pp. 155-170, Feb. 2003.
18. D. Vasilyev, M. Rewienski, and J. White, "A TBR-based trajectory piecewise-linear algorithm for generating accurate low-order models for nonlinear analog circuits and MEMS," in Proc. IEEE Des. Autom. Conf., 2003, pp. 490-495.
19. N. Dong and J. Roychowdhury, "Piecewise polynomial nonlinear model reduction," in Proc. IEEE Des. Autom. Conf., 2003, pp. 484-489.
20. N. Dong and J. Roychowdhury, "Automated extraction of broadly applicable nonlinear analog macromodels from SPICE-level descriptions," in Proc. IEEE Custom Integr. Circuits Conf., 2004, pp. 117-120.
21. N. Dong and J. Roychowdhury, "Automated nonlinear macromodelling of output buffers for high-speed digital applications," in Proc. IEEE Des. Autom. Conf., 2005, pp. 51-56.
22. S. Dabas, N. Dong, and J. Roychowdhury, "Automated extraction of accurate delay/timing macromodels of digital gates and latches using trajectory piecewise methods," in Proc. IEEE Asia South Pacific Des. Autom. Conf., 2007, pp. 361-366.
23. S. K. Tiwary and R. A. Rutenbar, "Scalable trajectory methods for on-demand analog macromodel extraction," in Proc. IEEE Des. Autom. Conf., 2005, pp. 403-408.
24. S. Tiwary and R. A. Rutenbar, "On-the-fly fidelity assessment for trajectory-based circuit macromodels," in Proc. IEEE Custom Integr. Circuits Conf., 2006, pp. 185-188.
25. H. Liu, A. Singhee, R. Rutenbar, and L. Carley, "Remembrance of circuits past: Macromodeling by data mining in large analog design spaces," in Proc. IEEE Des. Autom. Conf., 2002, pp. 437-442.
26. S. K. Tiwary and R. A. Rutenbar, "Faster, parametric trajectory-based macromodels via localized linear reductions," in Proc. Int. Conf. Comput.- Aided Des., 2006, pp. 876-883.
27. X. Ren and T. J. Kazmierski, "Behavioral-level performance modeling of analog and mixed-signal systems using support vector machines," in Proc. IEEE Int. Behavioral Model. Simul. Conf., 2006, pp. 28-33.
28. M. Ding and R. Vemuri, "A combined feasibility and performance macro-model for analog circuits," in Proc. IEEE Des. Autom. Conf., 2005, pp. 63-68.
29. T. Kiely and G. Gielen, "Performance modeling of analog integrated circuits using least-squares support vector machines," in Proc. Des., Autom. Test Eur. Conf. Exhib., 2004, pp. 448-453.
30. Z. Bai, P. M. Dewilde, and R. W. Freund, "Reduced-order modeling," Bell Lab., Murray Hill, NJ, Tech. Rep., 02-4-13, Mar. 2002.
31. Z. Bai and D. Skoogh, "Krylov subspace techniques for reduced-order modeling of large-scale dynamical systems," Appl. Numer. Math, vol. 43, no. 1/2, pp. 9-44, Oct. 2002.
32. M. Kamon, F. Wang, and J. White, "Generating nearly optimally compact models from Krylov-subspace based reduced-order models," IEEE Trans. Circuits Syst. II, Analog Digit Signal Process., vol. 47, no. 4, pp. 239-248, Apr. 2000.
33. P. Feldmann and R. Freund, "Circuit noise evaluation by Pade approximation based model-reduction techniques," in Proc. Int. Conf. Comput.- Aided Des., Nov. 1997, pp. 132-138.
34. I. Elfadel and D. Ling, "A block rational Arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networks," in Proc. Int. Conf Comput.-Aided Des., Nov. 1997, pp. 66-71.
35. I. Jaimoukha, "A general minimal residual Krylov subspace method for large-scale model reduction," IEEE Trans. Autom. Control, vol. 42, no. 10, pp. 1422-1427, Oct. 1997.
36. L. M. Silveira, M. Kamon, and J. White, "Efficient reduced-order modeling of frequency-dependent coupling inductances associated with 3-D interconnect structures," in Proc. IEEE Des. Autom. Conf., Jun. 1995, pp. 376-380.
37. L. Daniel, A. Sangiovanni-Vincentelli, and J. White, "Techniques for including dielectrics when extracting passive low-order models of high speed interconnect," in Proc. Int. Conf. Comput.-Aided Des., 2001, pp. 240-244.
38. L. Daniel, C. S. Ong, S. C. Low, K. H. Lee, and J. White, "Geometrically parameterized interconnect performance models for interconnect synthesis," in Proc. Int. Symp. Phys. Des., 2002, pp. 202-207.
39. L. Daniel, O. C. Siong, L. S. Chay, K. H. Lee, and J. White, "A multiparameter moment matching model reduction approach for generating geometrically parameterized interconnect performance models," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 23, no. 5, pp. 678-693, May 2004.
40. I. Balk, "On a passivity of the Arnoldi based model order reduction for full-wave electromagnetic modeling," IEEE Trans. Adv. Packag., vol. 24, no. 3, pp. 304-308, Aug. 2001.
41. L. Daniel and J. R. Phillips, "Model order reduction for strictly passive and causal distributed systems," in Proc. IEEE Des. Autom. Conf., 2002, pp. 46-51.
42. E. Grimme, "Krylov projection methods for model reduction," Ph.D. dissertation, EE Dept., Univ. Illinois, Urbana-Champaign, IL, 1997.
43. H. Banks, R. del Rosario, and H. Tran, "Proper orthogonal decomposition-based control of transverse beam vibrations: Experimental implementation," IEEE Trans. Control Syst. Technol., vol. 10, no. 5, pp. 717-726, Sep. 2000.
44. G. Berkooz, P. Holmes, and J. Lumley, "The proper orthogonal decomposition in the analysis of turbulent flows," Annu. Rev. Fluid. Mech., vol. 25, pp. 539-575, 1993.
45. M. Rathinam and L. R. Petzold, "A new look at proper orthogonal decomposition," SIAM J. Numer. Anal., vol. 41, no. 5, pp. 1893-1925, 2003.
46. A. Noor, "Recent advances in reduction methods for nonlinear problems," Comput. Struct., vol. 13, no. 1-3, pp. 31-44, Jun. 1981.
47. G. Kepler, H. Tran, and H. Banks, "Reduced order model compensator control of a species transport in a CVD reactor," Optim. Control Appl. Methods, vol. 21, no. 4, pp. 143-160, 2000.
48. L. Sirovich and M. Kirby, "Low-dimensional procedure for the characterization of human faces," J. Opt. Soc. Amer. A, Opt. Image Sci., vol. 4, no. 3, pp. 519-524, Mar. 1987.
49. K. Willcox, J. Peraire, and J. White, "An Arnoldi approach for generation of reduced-order models for turbomachinery," Comput. Fluids, vol. 31, no. 3, pp. 369-389, Mar. 2002.
50. Y. Liang, H. Lee, S. Lim, W. Lin, and K. Lee, "Proper orthogonal decomposition and its applications - Part I: Theory," J. Sound Vib., vol. 252, no. 3, pp. 527-544, May 2002.
51. W. Rugh, Nonlinear System Theory - The Volterra-Wiener Approach. Baltimore, MD: Johns Hopkins Univ. Press, 1981.
52. S. Mijalković, "Using frequency response coherent structures for model-order reduction in microwave applications," IEEE Trans. Microw. Theory Tech., vol. 52, no. 9, pp. 2292-2297, Sep. 2004.
53. J. Savoj and B. Razavi, "A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector," IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 761-768, May 2001.
54. P. Heydari, "Design and analysis of low-voltage current-mode logic buffers," in Proc. 4th Int. Symp. Quality Electron. Des., 2003, pp. 293-298.
55. A. Boni, A. Pierazzi, and D. Vecchi, "LVDS I/O Interface for Gb/s-per-pin operation in 0.35-μm CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 706-711, Apr. 2001.