FPGA vendor agnostic true random number generator

Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2006, Pages 139-144

  Schellekens, Dries ^a   Preneel, Bart ^a   Verbauwhede, Ingrid ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Jitter; Resilient functions; Ring oscillators; True random number generators

Indexed keywords

CMOS INTEGRATED CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FUZZY LOGIC; NUMBER THEORY; RANDOM PROCESSES; TELECOMMUNICATION;

ANALOG COMPONENTS; BIT STREAM (BS); FIELD PROGRAMMABLE LOGIC (FPL); FPGA IMPLEMENTATIONS; HIGHLY PORTABLE; INTERNATIONAL CONFERENCES; NOISE SOURCES; NON RANDOM SAMPLES; PHASE LOCKED LOOP (PLL); POST-PROCESSING; RANDOM NUMBERS; RESILIENT FUNCTIONS; RING OSCILLATORS; SPECIFIC FEATURES; TRUE RANDOM NUMBER GENERATOR (TRNG);

RANDOM NUMBER GENERATION;

EID: 38549083621     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2006.311206     Document Type: Conference Paper

References (19)

1. A. J. Menezes, P. C. van Oorschot, and S. A. Vanstone, Handbook of Applied Cryptography. CRC Press, 1996. [Online]. Available: http://www.cacr.math.uwaterloo.ca/hac/
2. B. Jun and P. Kocher, "The Intel Random Number Generator," Cryptography Research, Inc. White Paper prepared for Intel Corporation, 1999. [Online]. Available: http://www.cryptography.com/resources/whitepapers/IntelRNG. pdf
3. "Evaluation of VIA C3 Nehemiah Random Number Generator," Cryptography Research, Inc. White Paper prepared for VIA Technologies, 2003. [Online]. Available: http://www.cryptography.com/resources/whitepapers/VIA_rng. pdf
4. P. C. Kocher, "Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems," in Advances in Cryptology - CRYPTO '96, 16th Annual International Cryptology Conference, Santa Barbara, California, USA, August 18-22, 1996, Proceedings, ser. Lecture Notes in Computer Science, N. Koblitz, Ed., vol. 1109. Springer, pp. 104-113.
5. T. S. Messerges, "Securing the AES Finalists Against Power Analysis Attacks," in Fast Software Encryption, 7th International Workshop, FSE 2000, New York, NY, USA, April 10-12, 2000, Proceedings, ser. Lecture Notes in Computer Science, B. Schneier, Ed., vol. 1978. Springer, 2001, pp. 150-164.
6. V. Fischer and M. Drutarovský, "True Random Number Generator Embedded in Reconfigurable Hardware," in Cryptographic Hardware and Embedded Systems - CHES 2002, 4th International Workshop, Redwood Shores, CA, USA, August 13-15, 2002, Revised Papers, ser. Lecture Notes in Computer Science, B. S. K. Jr., Çetin Kaya Koç, and C. Paar, Eds., vol. 2523. Springer, 2003, pp. 415-430.
7. K. H. Tsoi, K. H. Leung, and P. H. W. Leong, "Compact FPGA-based True and Pseudo Random Number Generators," in 11th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2003), 8-11 April 2003, Napa, CA, Proceedings. IEEE Computer Society, 2003, pp. 51-61.
8. P. Kohlbrenner and K. Gaj, "An Embedded True Random Number Generator for FPGAs," in Proceedings of the ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays, FPGA 2004, Monterey, California, USA, February 22-24, 2004, R. Tessier and H. Schmit, Eds. ACM, 2004, pp. 71-78.
9. J. D. Golić, "New Paradigms for Digital Generation and Post-Processing of Random Data," Cryptology ePrint Archive, Report 2004/254, 2004. [Online]. Available: http://eprint.iacr.org/2004/254.ps
10. A. Rukhin, J. Soto, J. Nechvatal, M. Smid, E. Barker, S. Leigh, M. Levenson, M. Vangel, D. Banks, A. Heckert, J. Dray, and S. Vo, "A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications," NIST Special Publication 800-22 (with revisions dated May 15, 2001). [Online]. Available: http://csrc.nist.gov/mg/ SP800-22b.pdf
11. G. Marsaglia, "DIEHARD: Battery of Tests of Randomness," 1996. [Online]. Available: http://stat.fsu.edu/pub/diehard/
12. B. Sunar, W. J. Martin, and D. Stinson, "A Provably Secure True Random Number Generator with Built-in Tolerance to Active Attacks," 2005. [Online]. Available: http://www.cacr.math.uwaterloo.ca/~dstinson/papers/rng- IEEE.pdf
13. W. Schindler and W. Killmann, "Evaluation Criteria for True (Physical) Random Number Generators Used in Cryptographic Applications," in Cryptographic Hardware and Embedded Systems - CHES 2002, 4th International Workshop, Redwood Shores, CA, USA, August 13-15, 2002, Revised Papers, ser. Lecture Notes in Computer Science, B. S. K. Jr., Çetin Kaya Koç, and C. Paar, Eds., vol. 2523. Springer, 2003, pp. 431-449.
14. M. Bucci and R. Luzzi, "Design of Testable Random Bit Generators," in Cryptographic Hardware and Embedded Systems - CHES 2005, 7th International Workshop, Edinburgh, Scotland, August 29 - September 1, 2005, Proceedings, ser. Lecture Notes in Computer Science, J. R. Rao and B. Sunar, Eds., vol. 3659. Springer, 2005, pp. 147-156.
15. B. Barak, R. Shaltiel, and E. Tromer, "True Random Number Generators Secure in a Changing Environment," in Cryptographic Hardware and Embedded Systems - CHES 2003, 5th International Workshop, Cologne, Germany, September 8-10, 2003, Proceedings, ser. Lecture Notes in Computer Science, C. D. Walter, Çetin Kaya Koç, and C. Paar, Eds., vol. 2779. Springer, 2003, pp. 166-180.
16. B. J. Abcunas, S. P. Coughlin, G. T. Pedro, and D. C. Reisberg, "Evaluation of Random Number Generators on FPGAs," MQP Report, 2004. [Online]. Available: http://www.crypto.wpi.edu/Publications/Documents/ MQP_jitter_1.pdf
17. W. R. Coppock and C. R. Philbrook, "A Mathematical and Physical Analysis of Circuit Jitter with Application to Cryptographic Random Bit Generation," MQP Report, 2005. [Online]. Available: http://www.crypto.wpi. edu/Publications/Documents/MQP_jitter_2.pdf
18. A. E. Brouwer, "Server for bounds on the minimum distance of q-ary linear codes." [Online]. Available: http://www.win.tue.nl/~aeb/voorlincod. html
19. S. Duplichan, 2000. [Online]. Available: ftp://ftp.win.tue.nl/pub/home/ aeb/math/codes/genmats/2/2.257.17.113