DAMQ Self-Compacting Buffer Schemes for Systems with Network-On-Chip

Proceedings of the 2005 International Conference on Computer Design, CDES'05

Volumn , Issue , 2005, Pages 97-103

  Liu, Jin ^a   Delgado Frias, José G ^a  

^a Washington State University   (United States)

Author keywords

DAMQ buffer; Interconnection network; Network on chip; Systems on chip

Indexed keywords

BUFFER MANAGEMENTS; BUFFER SCHEMES; BUFFER SIZES; DAMQ BUFFER; NETWORK ON CHIP; SELF-COMPACTING; SYSTEMS-ON-CHIP;

ELECTRIC NETWORK TOPOLOGY; INTERCONNECTION NETWORKS;

MICROPROCESSOR CHIPS;

EID: 38349154368     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. L. Benini and G De Micheli, "Networks on chips: a new SoC paradigm," IEEE Computer, Vol. 35, No. 1, pp. 70-78, Jan. 2002
2. R. Sivaram, C. B. Stunkel, and D. K. Panda, "HIPIQS: A High Performance switch architecture using input queueing," IPPS/SPDP '98, pp. 134-143, Orlando, FL,March 1998.
3. Y. Tamir and G L. Frazier, "Dynamically-allocated multiqueue buffers for VLSI communication switches," IEEE Transactions on Computers, vol. 41, no. 2, pp. 725-737, June 1992.
4. J. Park, B. O'Krafka, S. Vassiliadis, and J. Delgado-Frias, "Design and evaluation of a DAMQ multiprocessor network with self-compacting buffers," IEEE Supercomputing '94, The Conference on High Performance Computing and Communications, pp. 713-722, Nov.14-18, 1994
5. W. Dally. "Virtual-channel flow control," IEEE Transactions on Parallel and Distributed Systems, vol. 3, no. 2, pp. 194-205, 1992.
6. S. Warnakulasuriya and T.M. Pinkston, "Characterization of Deadlocks in k-ary n-cube Networks," IEEE Trans. Parallel and Distributed Systems, vol. 10, no 9, pp. 904-932, Sept. 1999.
7. J. G. Delgado-Frias and R. Diaz, "A VLSI Self-Compacting Buffer for DAMQ Communication Switches," IEEE Eighth Great Lakes Symposium on VLSI, pp. 128-133, Lafayette, Louisiana, February 1998.