메뉴 건너뛰기




Volumn 141, Issue 2, 2008, Pages 685-694

Silicon nanopillars based 3D stacked microchannel heat sinks concept for enhanced heat dissipation applications in MEMS packaging

Author keywords

Deep reactive ion etching; Electronic packaging; Heat dissipation; MEMS; Micromasking effect; Silicon pillars

Indexed keywords

ETCHING; HEAT LOSSES; HEAT SINKS; MEMS; MICROCHANNELS; MULTILAYERS;

EID: 38349081248     PISSN: 09244247     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sna.2007.09.006     Document Type: Article
Times cited : (40)

References (30)
  • 2
    • 33646411500 scopus 로고    scopus 로고
    • Aspect-ratio-dependent copper electrodeposition technique for high aspect-ratio through-hole plating
    • Dixit P., and Miao J. Aspect-ratio-dependent copper electrodeposition technique for high aspect-ratio through-hole plating. J. Electrochem. Soc. 153 (2006) G552-G559
    • (2006) J. Electrochem. Soc. , vol.153
    • Dixit, P.1    Miao, J.2
  • 3
    • 33846410639 scopus 로고    scopus 로고
    • Through-wafer electroplated copper interconnect with ultra-fine grains and high density of nano-twins
    • Xu L., Dixit P., Miao J., Pang J.H.L., Zhang X., Tu K.N., and Preisser R. Through-wafer electroplated copper interconnect with ultra-fine grains and high density of nano-twins. Appl. Phys. Lett. 90 (2007) 033111-33113
    • (2007) Appl. Phys. Lett. , vol.90 , pp. 033111-33113
    • Xu, L.1    Dixit, P.2    Miao, J.3    Pang, J.H.L.4    Zhang, X.5    Tu, K.N.6    Preisser, R.7
  • 5
    • 33747670896 scopus 로고    scopus 로고
    • Fabrication of high aspect ratio 35 μm pitch through-wafer copper interconnects by electroplating for 3-D wafer stacking
    • Dixit P., Miao J., and Preisser R. Fabrication of high aspect ratio 35 μm pitch through-wafer copper interconnects by electroplating for 3-D wafer stacking. Electrochem. Solid-State Lett. 9 (2006) G305-G308
    • (2006) Electrochem. Solid-State Lett. , vol.9
    • Dixit, P.1    Miao, J.2    Preisser, R.3
  • 6
    • 38349020804 scopus 로고    scopus 로고
    • International Technology Roadmap for Semiconductors-Assembly and Packaging (edition), 2005 http://public.itrs.net/Common/2005ITRS/Home2005.htm.
  • 8
    • 0037804797 scopus 로고    scopus 로고
    • Optimization study of stacked micro-channel heat sinks for micro-electronic cooling
    • Wei X., and Joshi Y. Optimization study of stacked micro-channel heat sinks for micro-electronic cooling. IEEE Trans. Compon. Pack. 26 (2003) 55-61
    • (2003) IEEE Trans. Compon. Pack. , vol.26 , pp. 55-61
    • Wei, X.1    Joshi, Y.2
  • 9
    • 22844435540 scopus 로고    scopus 로고
    • 3D numerical micro-cooling analysis for an electrohydrodynamic micro-pump
    • Lin C.W., and Jang J.Y. 3D numerical micro-cooling analysis for an electrohydrodynamic micro-pump. Sens. Actuators A 122 (2005) 167-176
    • (2005) Sens. Actuators A , vol.122 , pp. 167-176
    • Lin, C.W.1    Jang, J.Y.2
  • 10
    • 35348877176 scopus 로고    scopus 로고
    • Concept and analytical analysis of silicon micro/nanopillars based 3-D stacked microchannel heat sink for advanced heat dissipation applications
    • Dixit P., Lin N., Miao J., Wong W.K., and Teo K.C. Concept and analytical analysis of silicon micro/nanopillars based 3-D stacked microchannel heat sink for advanced heat dissipation applications. Proceedings of the 57th IEEE Elect. Comp. Tech. Conf. (2007) 1149-1154
    • (2007) Proceedings of the 57th IEEE Elect. Comp. Tech. Conf. , pp. 1149-1154
    • Dixit, P.1    Lin, N.2    Miao, J.3    Wong, W.K.4    Teo, K.C.5
  • 11
    • 15044356680 scopus 로고    scopus 로고
    • Integrated microchannel cooling for three-dimensional electronic circuit architectures
    • Koo J.M., Im S., Jiang L., and Goodson K.E. Integrated microchannel cooling for three-dimensional electronic circuit architectures. J. Heat Transf. 127 (2005) 49-58
    • (2005) J. Heat Transf. , vol.127 , pp. 49-58
    • Koo, J.M.1    Im, S.2    Jiang, L.3    Goodson, K.E.4
  • 12
    • 15744394622 scopus 로고    scopus 로고
    • Development of liquid cooling techniques for flip chip grid array packages with high heat flux dissipations
    • Zhang H.Y., Pinjala D., Wong T.N., and Joshi Y. Development of liquid cooling techniques for flip chip grid array packages with high heat flux dissipations. IEEE Trans. Compon. Pack. 28 (2005) 127-135
    • (2005) IEEE Trans. Compon. Pack. , vol.28 , pp. 127-135
    • Zhang, H.Y.1    Pinjala, D.2    Wong, T.N.3    Joshi, Y.4
  • 13
    • 0033339891 scopus 로고    scopus 로고
    • Fabrication and characterization of a microsystem for a micro-scale heat transfer study
    • Jiang L., Wang Y., Wong M., and Zohar Y. Fabrication and characterization of a microsystem for a micro-scale heat transfer study. J. Micromech. Microeng. 9 (1999) 422-428
    • (1999) J. Micromech. Microeng. , vol.9 , pp. 422-428
    • Jiang, L.1    Wang, Y.2    Wong, M.3    Zohar, Y.4
  • 15
    • 23444438199 scopus 로고    scopus 로고
    • Design consideration and fabrication of a microchannel system containing a set of heaters and an array of temperature sensors
    • Liu C.W., Gau C., Liu C.G., and Yang C.S. Design consideration and fabrication of a microchannel system containing a set of heaters and an array of temperature sensors. Sens. Actuators A 122 (2005) 17-183
    • (2005) Sens. Actuators A , vol.122 , pp. 17-183
    • Liu, C.W.1    Gau, C.2    Liu, C.G.3    Yang, C.S.4
  • 16
    • 33748794556 scopus 로고    scopus 로고
    • Pressure drop and flow boiling instabilities in silicon microchannel heat sinks
    • Wu H.Y., Ping Cheng, and Hao Wong. Pressure drop and flow boiling instabilities in silicon microchannel heat sinks. J. Micromech. Microeng. 16 (2006) 2138-2146
    • (2006) J. Micromech. Microeng. , vol.16 , pp. 2138-2146
    • Wu, H.Y.1    Ping Cheng2    Hao Wong3
  • 17
    • 0344348979 scopus 로고    scopus 로고
    • Analysis of two-layered micro-channel heat sink concept in electronic cooling
    • Vafai K., and Zhu L. Analysis of two-layered micro-channel heat sink concept in electronic cooling. Int. J. Heat Mass Transf. 42 (1999) 2287-2297
    • (1999) Int. J. Heat Mass Transf. , vol.42 , pp. 2287-2297
    • Vafai, K.1    Zhu, L.2
  • 20
    • 0142087216 scopus 로고    scopus 로고
    • Influence of coil power on the etching characteristics in a high density plasma etcher
    • Ayon A., Braff R.A., Bayt R., Sawin H.H., and Schmidt M.A. Influence of coil power on the etching characteristics in a high density plasma etcher. J Electrochem. Soc. 146 (1999) 2730-2736
    • (1999) J Electrochem. Soc. , vol.146 , pp. 2730-2736
    • Ayon, A.1    Braff, R.A.2    Bayt, R.3    Sawin, H.H.4    Schmidt, M.A.5
  • 21
    • 0029325460 scopus 로고
    • The black silicon method: a universal method for determining the parameter setting of a fluorine-based reactive ion etcher in deep silicon trench etching with profile control
    • Jansen H., Boer M., Legtenberg R., and Elwenspoek J. The black silicon method: a universal method for determining the parameter setting of a fluorine-based reactive ion etcher in deep silicon trench etching with profile control. J. Micromech. Microeng. 5 (1995) 115-121
    • (1995) J. Micromech. Microeng. , vol.5 , pp. 115-121
    • Jansen, H.1    Boer, M.2    Legtenberg, R.3    Elwenspoek, J.4
  • 22
    • 33744532755 scopus 로고    scopus 로고
    • 6 flow rate on the etched surface profile and bottom grass formation in deep reactive ion etching process
    • 6 flow rate on the etched surface profile and bottom grass formation in deep reactive ion etching process. J. Phys. Conf. Ser. 34 (2006) 577-582
    • (2006) J. Phys. Conf. Ser. , vol.34 , pp. 577-582
    • Dixit, P.1    Miao, J.2
  • 23
    • 33745482211 scopus 로고    scopus 로고
    • Effect of clamping ring material and chuck temperature on the bottom silicon grass formation in deep RIE
    • Dixit P., and Miao J. Effect of clamping ring material and chuck temperature on the bottom silicon grass formation in deep RIE. J. Electrochem. Soc. 153 (2006) G771-G777
    • (2006) J. Electrochem. Soc. , vol.153
    • Dixit, P.1    Miao, J.2
  • 26
    • 0141794142 scopus 로고    scopus 로고
    • Fabrication of size-tunable large-area periodic silicon nanopillar arrays with sub-10-nm resolution
    • Kuo C.W., Shiu J.Y., Chen P., and Somorjai G.A. Fabrication of size-tunable large-area periodic silicon nanopillar arrays with sub-10-nm resolution. J. Phys. Chem. B 107 (2003) 9950-9953
    • (2003) J. Phys. Chem. B , vol.107 , pp. 9950-9953
    • Kuo, C.W.1    Shiu, J.Y.2    Chen, P.3    Somorjai, G.A.4
  • 27
    • 4444306296 scopus 로고    scopus 로고
    • Sub-100 nm triangular nanopores fabricated with the reactive ion etching variant of nanosphere lithography and angle-resolved nanosphere lithography
    • Whitney A.V., Myers B.D., and Van Duyne R.P. Sub-100 nm triangular nanopores fabricated with the reactive ion etching variant of nanosphere lithography and angle-resolved nanosphere lithography. Nano Lett. 4 8 (2004) 1507-1511
    • (2004) Nano Lett. , vol.4 , Issue.8 , pp. 1507-1511
    • Whitney, A.V.1    Myers, B.D.2    Van Duyne, R.P.3
  • 28
    • 0033260773 scopus 로고    scopus 로고
    • Patterning of silicon nanopillars formed with a colloidal gold etch mask
    • Lewis P.A., and Ahmed H. Patterning of silicon nanopillars formed with a colloidal gold etch mask. J. Vac. Sci. Technol. B 17 6 (1999) 3239-3243
    • (1999) J. Vac. Sci. Technol. B , vol.17 , Issue.6 , pp. 3239-3243
    • Lewis, P.A.1    Ahmed, H.2
  • 29
    • 38349041043 scopus 로고    scopus 로고
    • R.J. Philips, in: A. Bar-Cohen, A.D. Kraus (Eds.), Micro-Channel Heat Sinks, Advances in Thermal Modeling of Electronic Components and systems, 2, 1990, pp. 109-184.
  • 30
    • 38349007556 scopus 로고    scopus 로고
    • R. Ralph, Advanced thermal design of electronics equipment, in: Chapmen & Hill (Eds.), 1998 pp. 316-342.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.