Review of hardware architectures for advanced encryption standard implementations considering wireless sensor networks

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4599 LNCS, Issue , 2007, Pages 443-453

  Hämäläinen, Panu ^a   Hännikäinen, Marko ^b   Hämäläinen, Timo D ^b  

^a NOKIA RESEARCH CENTER   (United States)

^b TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; PROGRAM PROCESSORS; STANDARDS; WIRELESS SENSOR NETWORKS;

COMPACT SPECIAL FUNCTIONAL UNITS; CRYPTOGRAPHIC PROTECTION; HARDWARE ARCHITECTURES; PROCESSOR DESIGNS;

CRYPTOGRAPHY;

EID: 38149093935     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-73625-7_45     Document Type: Conference Paper

References (26)

1. Stankovic, J.A., Abdelzaher, T.F., Lu, C., Sha, L., Hou, J.C.: Real-time communication and coordination in embedded sensor networks. Proceedings of the IEEE 91(7), 1002-1022 (2003)
2. Hämäläinen, P., Kuorilehto, M., Alho, T., Hännikäinen, M., Hämäläinen, T.D.: Security in wireless sensor networks: Considerations and experiments. In: Proc. Embedded Computer Systems: Architectures, Modelling, and Simulation (SAMOS VI) Workshop-Special Session on Wireless Sensor Networks, Samos, Greece, pp. 167-177 (July 17-20, 2006)
3. ZigBee Alliance: ZigBee Specification Version 1.0 (December 2004)
4. Suhonen, J., Kohvakka, M., Hännikäinen, M., Hämäläinen, T.D.: Design, implementation, and experiments on outdoor deployment of wireless sensor network for environmental monitoring. In: Proc. Embedded Computer Systems: Architectures, Modelling, and Simulation (SAMOS VI) Workshop-Special Session on Wireless Sensor Networks, Samos, Greece, pp. 109-121 (July 17-20, 2006)
5. Avancha, S., Undercoffer, J., Joshi, A., Pinkston, J.: Security for Wireless Sensor Networks. In: Wireless Sensor Networks, 1st edn. pp. 253-275. Springer, Heidelberg (2004)
6. National Institute of Standards and Technology (NIST): Advanced Encryption Standard (AES), FIPS-197 (2001)
7. IEEE: IEEE Standard for Local and Metropolitan Area Networks-Part 15.4: Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Low-Rate Wireless Personal Area Networks (LR-WPAN), IEEE Std 802.15.4 (2003)
8. Satoh, A., Morioka, S., Takano, K., Munetoh, S.: A compact Rijndael hardware architecture with S-box optimization. In: Boyd, C. (ed.) ASIACRYPT 2001. LNCS, vol. 2248, pp. 239-254. Springer, Heidelberg (2001)
9. Good, T., Benaissa, M.: AES on FPGA from the fastest to the smallest. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 427-440. Springer, Heidelberg (2005)
10. Pramstaller, N., Mangard, S., Dominikus, S., Wolkerstorfer, J.: Efficient AES implementations on ASICs and FPGAs. In: Proc. 4th Conf. on the Advanced Encryption Standard (AES 2004), Bonn, Germany, May 10-12, 2005, pp. 98-112 (2005)
11. Feldhofer, M., Dominikus, S., Wolkerstorfer, J.: Strong authentication for RFID systems using the AES algorithm. In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol. 3156, pp. 357-370. Springer, Heidelberg (2004)
12. Feldhofer, M., Wolkerstorfer, J., Rijmen, V.: AES implementation on a grain of sand. IEE Proc. Inf. Secur. 152(1), 13-20 (2005)
13. Chodowiec, P., Gaj, K.: Very compact FPGA implementation of the AES algorithm. In: D.Walter, C., Koç, Ç.K., Paar, C. (eds.) CHES 2003. LNCS, vol. 2779, pp. 319-333. Springer, Heidelberg (2003)
14. Hämäläinen, P., Hännikäinen, M., Hämäläinen, T.: Efficient hardware implementation of security processing for IEEE 802.15.4 wireless networks. In: Proc. 48th IEEE Int. Midwest Symp. on Circuits and Systems (MWSCAS 2005), Cincinnati, OH, USA, August 7-10, 2005, pp. 484-487 (2005)
15. Rouvroy, G., Standaert, F.X., Quisquater, J.J., Legat, J.D.: Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications. In: Proc. IEEE Int. Conf. on Inf. Tech.: Coding and Computing (ITCC 2004), Las Vegas, NV, USA, April 4-6, 2004, vol. 2, pp. 583-587 (2004)
16. Elbirt, A.J., Yip, W., Chetwynd, B., Paar, C.: An FPGA implementation and performance evaluation of the AES block cipher candidate algoriuim finalists. In: Proc. 3rd AES Candidate Conf. (AES3), New York, NY, USA, April 13-14, 2000 (2000)
17. Hämäläinen, P.: Cryptographic Security Designs and Hardware Architectures for Wireless Local Area Networks. PhD thesis, Tampere Univ. of Tech. Tampere, Finland, (December 2006), Available online: http://www.tkt.cs.tut.fi/research/daci/phd_hamalainenp_thesis.html
18. Fischer, V.: Realization of the round 2 AES candidates using Altera FPGA. In: Proc. 3rd AES Candidate Conf. (AES3), New York, NY, USA, April 13-14, 2000 (2000)
19. Fischer, V., Drutarovsky, M.: Two methods of Rijndael implementation in reconfigurable hardware. In: Koç, Ç.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol. 2162, pp. 77-92. Springer, Heidelberg (2001)
20. Hämäläinen, P., Alho, T., Hännikäinen, M., Hämäläinen, T.D.: Design and implementation of low-area and low-power AES encryption hardware core. In: Proc. 9th Euromicro Conf. Digital System Design (DSD 2006), Cavtat, Croatia (August 30-September 1, 2006), pp. 577-583 (2006)
21. Järvinen, T., Salmela, P., Hämäläinen, P., Takala, J.: Efficient byte permutation realizations for compact AES implementations. In: Proc. 13th European Signal Processing Conf. (EU-SIPCO 2005), Antalya, Turkey, September 4-8, 2005 (2005)
22. Ravi, S., Raghunathan, A., Potlapally, N., Sankaradass, M.: System design methodologies for a wireless security processing platform. In: Proc. 39th Design Automation Conf. New Orleans, LA, USA, June 10-14, 2002, pp. 777-782 (2002)
23. Lewis, M., Simmons, S.: A VLSI implementation of a cryptographic processor. In: Proc. Canadian Conf. Electrical and Computer Engineering (CCECE 2003), Montreal, Canada, May 4-7, 2003, pp. 821-826 (2003)
24. Hämäläinen, P., Heikkinen, J., Hännikäinen, M., Hämäläinen, T.D.: Design of transport triggered architecture processors for wireless encryption. In: Proc. 8th Euromicro Conf. Digital System Design (DSD 2005), Porto, Portugal, August 30-September 3, 2005, pp. 144-152 (2005)
25. Eslami, Y., Sheikholeslami, A., Gulak, P.G., Masui, S., Mukaida, K.: An area-efficient universal cryptography processor for smart cards. IEEE Trans. VLSI Systems 14(1), 43-56 (2006)
26. Tillich, S., Grosschädl, J., Szekely, A.: An instruction set extension for fast and memory-efficient AES implementation. In: Dittmann, J., Katzenbeisser, S., Uhl, A. (eds.) CMS 2005. LNCS, vol. 3677, pp. 11-21. Springer, Heidelberg (2005)