Efficient program power behavior characterization

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4367 LNCS, Issue , 2007, Pages 183-197

  Hu, Chunling ^a   Jiménez, Daniel A ^a   Kremer, Ulrich ^a  

^a RUTGERS UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLASSIFICATION (OF INFORMATION); COMPUTER SIMULATION; OPTIMIZATION; PROGRAM COMPILERS; VECTORS;

FINE-GRAINED PROGRAM; PHYSICAL POWER MEASUREMENT;

ENERGY MANAGEMENT;

EID: 38149041617     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-69338-3_13     Document Type: Conference Paper

References (20)

1. Canturk Isci, Margaret Martonosi. Runtime power monitoring in high-end processors: Methodology and empirical data. Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'03), page 93, 2003.
2. E. Chi, A. M. Salem, and R. I. Bahar. Combining software and hardware monitoring for improved power and performance tuning. Proceedings of the Seventh Annual Workshop on Interaction between Compilers and Computer Architectures (INTERACT'03), 2003.
3. E. Duesterwald, C. Cascaval, and S. Dwarkadas. Characterizing and predicting program behavior and its variability. Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques (PACT'03), page 220, 2003.
4. J. Flinn and M. Satyanarayanan. Powerscope: A tool for profiling the energy usage of mobile applications. Proceedings of the Second IEEE Workshop on Mobile Computer Systems and Applications, page 2, 1999.
5. K. Hazelwood and D. Brooks. Eliminating voltage emergencies via microarchitectural voltage control feedback and dynamic optimization. In International Symposium on Low-Power Electronics and Design, Newport Beach, CA, August 2004.
6. C.-H. Hsu and U. Kremer. The design, implementation, and evaluation of a compiler algorithm for cpu energy reduction. Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation (PLDI'03), pages 38-48, 2003.
7. C. Hu, D. A. Jiménez, and U. Kremer. Toward an evaluation infrastructure for power and energy optimizations. In 19th International Parallel and Distributed Processing Symposium (IPDPS'05, Workshop 11), CD-ROM/Abstracts Proceedings, April 2005.
8. C. Hu, J. McCabe, D. A. Jiménez, and U. Kremer. The camino compiler infrastructure. SIGARCH Comput. Archit. News, 33(5):3-8, 2005.
9. C. Isci and M. Martonosi. Identifying program power phase behavior using power vectors. Proceedings of the IEEE International Workshop on Workload Characterization (WWC-6), 2003.
10. C. Isci and M. Martonosi. Phase characterization for power: Evaluating control-flow-based and event-counter-based techniques. In 12th International Symposium on High-Performance Computer Architecture (HPCA-12), Febrary 2006.
11. A. Iyer and D. Marculescu. Power aware microarchitecture resource scaling. Proceedings of the conference on Design, Automation and Test in Europe (DATE'01), pages 190-196, 2001.
12. J. Lau, E. Perelman, G. Hamerly, T. Sherwood, and B. Calder. Motivation for variable length intervals and hierarchical phase behavior. In the Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'05), pages 135-146, 2005.
13. S. Manne, A. Klauser, and D. Grunwald. Pipeline gating: speculation control for energy reduction. Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA'98), pages 132-141, 1998.
14. X. Shen, Y. Zhong, and C. Ding. Locality phase prediction. Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'04), pages 165-176, 2004.
15. T. Sherwood, E. Perelman, and B. Calder, Basic block distribution analysis to find periodic behavior and simulation points in applications. Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques (PACT'01), pages 3-14, 2001.
16. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'02), 2002.
17. R. Srinivasan, J. Cook, and S. Cooper. Fast, accurate microarchitecture simulation using statistical phase detection. Proceedings of The 2005 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'05), 2005.
18. C.-L. Su, C.-Y. Tsui, and A. Despain. Low power architecture and compilation techniques for high-performance processors. In IEEE COMPCON, pages 489-498, San Francisco, CA, February 1994.
19. M. Toburen, T. Conte, and M. Reilly. Instruction scheduling for low power dissipation in high performance microprocessors. In Power Driven Microarchitecture Workshop, Barcelona, Spain, June 1998.
20. H.-S. Yun and J. Kim. Power-aware modulo scheduling for high-performance VLIW. In International Symposium on Low Power Electronics and Design (ISLPED'01), Huntington Beach, CA, August 2001.