Real-time loop scheduling with energy optimization via DVS and ABB for multi-core embedded system

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4808 LNCS, Issue , 2007, Pages 1-12

  Hua, Guochen ^a   Wang, Meng ^a   Shao, Zili ^a   Liu, Hui ^b   Xue, Chun Jason ^c  

^a HONG KONG POLYTECHNIC UNIVERSITY   (Hong Kong)

^b XIDIAN UNIVERSITY   (China)

^c CITY UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE SYSTEMS; CONSTRAINT THEORY; ENERGY UTILIZATION; OPTIMIZATION; SCHEDULING;

ADAPTIVE BODY BIASING (ABB); OPERATIONAL FREQUENCY;

REAL TIME SYSTEMS;

EID: 38149039432     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-77092-3_1     Document Type: Conference Paper

References (14)

1. Andrei, A., Schmitz, M., Eles, P., Peng, Z., Al-Hashimi, B.: Overhead-conscious voltage selection for dynamic and leakage power reduction of time-constraint systems. In: DATE 2004, pp. 518-523 (2004)
2. Andrei, A., Schmitz, M., Eles, P., Peng, Z., Al-Hashimi, B.: Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems. In: DATE 2004, pp. 362-369 (2004)
3. Chao, L.-F.: Scheduling and Behavioral Transformations for Parallel Systems. PhD thesis, Princeton University (1993)
4. Chao, L.-F., LaPaugh, A.S., Sha, E.H.-M.: Rotation scheduling: A loop pipelining algorithm. TCAD 16(3), 229-239 (1997)
5. Chen, Y., Shao, Z., Zhuge, Q., Xue, C., Xiao, B., Sha, E.: Minimizing energy via loop scheduling and dvs for multi-core embedded systems. Parallel and Distributed Systems 2, 2 6 (2005)
6. Huang, P., Ghiasi, S.: Power-aware compilation for embedded processors with dynamic voltage scaling and adaptive body biasing capabilities. In: DATE 2006, pp. 943-944 (2006)
7. Intel. IA-32 Intel Architecture Optimization Reference Manual (April 2006)
8. Landskov, D., Davidson, S., Shriver, B., Mallett, P.W.: Local microcode compaction techniques. ACM Computing Surveys 12(3), 261-294 (1980)
9. Martin, S., Flautner, K., Mudge, T., Blaauw, D.: Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. In: ICCAD 2002, pp. 721-725 (2002)
10. Saputra, H., Kandemir, M.: Energy-conscious compilation based on voltage sacling. In: LCTES 2002 (2002)
11. Shao, Z., Wang, M., Chen, Y., Xue, C., Qiu, M., Yang, L.T., Sha, E.H.-M.: Real-time dynamic voltage loop scheduling for multi-core embedded systems. Accepted in IEEE Transactions on Circuits and Systems II (TCAS-II)
12. Veendrick, H.: Short-circuit dissipation of static cmos circuitry and its impact on the design of buffer circuits. IEEE J. Solid-State Circuits 19, 468-473 (1984)
13. Yan, L., Luo, .J., Jha, N.K.: Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems. TCAD 24(7), 1030-1041 (2005)
14. Zhuge, Q., Xiao. B., Sha. E.H.-M.: Code size reduction technique and implementation for software-pipelined dsp applications. TECS 2(4), 1-24 (2003)