메뉴 건너뛰기




Volumn 56, Issue 1, 2008, Pages 31-38

A two-point modulation technique for CMOS power amplifier in polar transmitter architecture

Author keywords

Amplitude modulation; CMOS power amplifier (PA); Nonlinear PA; Polar transmitter; Transmitter

Indexed keywords

AMPLITUDE MODULATION; BANDWIDTH; CMOS INTEGRATED CIRCUITS; DELTA SIGMA MODULATION; ELECTRIC CURRENT CONTROL; TRANSMITTERS;

EID: 38149003753     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2007.912012     Document Type: Article
Times cited : (29)

References (14)
  • 1
    • 27644507279 scopus 로고    scopus 로고
    • Fully integrated RF CMOS power amplifiers-A prelude to full radio integration
    • Jun. 12-14
    • A. Hajimiri, "Fully integrated RF CMOS power amplifiers-A prelude to full radio integration," in IEEE Radio Fr-eq. Integrated Circuit Symp. Dig., Jun. 12-14, 2005, pp. 439-442.
    • (2005) IEEE Radio Fr-eq. Integrated Circuit Symp. Dig , pp. 439-442
    • Hajimiri, A.1
  • 2
    • 31344480174 scopus 로고    scopus 로고
    • Parasitic-Aware design, and optimization of a CMOS RF power amplifier
    • Jan
    • K. Choi and D. J. Allstot, "Parasitic-Aware design, and optimization of a CMOS RF power amplifier," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 1, pp. 16-25, Jan. 2006.
    • (2006) IEEE Trans. Circuits Syst. I, Reg. Papers , vol.53 , Issue.1 , pp. 16-25
    • Choi, K.1    Allstot, D.J.2
  • 3
    • 0036503834 scopus 로고    scopus 로고
    • Fully integrated CMOS power amplifier design using the distributed active-transformer architecture
    • Mar
    • I. Aoki, S. D. Kee, D. B. Rutledge, and A. Hajimiri, "Fully integrated CMOS power amplifier design using the distributed active-transformer architecture," IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 371-383, Mar. 2002.
    • (2002) IEEE J. Solid-State Circuits , vol.37 , Issue.3 , pp. 371-383
    • Aoki, I.1    Kee, S.D.2    Rutledge, D.B.3    Hajimiri, A.4
  • 4
    • 0036913312 scopus 로고    scopus 로고
    • A wideband linear amplitude modulator for polar transmitters based on die concept of interleaving delta modulator
    • Dec
    • P. Nagle, P. Burton, E. Heaney, and F. McGrath, "A wideband linear amplitude modulator for polar transmitters based on die concept of interleaving delta modulator," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1748-1756, Dec. 2002.
    • (2002) IEEE J. Solid-State Circuits , vol.37 , Issue.12 , pp. 1748-1756
    • Nagle, P.1    Burton, P.2    Heaney, E.3    McGrath, F.4
  • 7
    • 29044435873 scopus 로고    scopus 로고
    • A 1.75-GHz polar modulated CMOS RF power amplifier for GSM-EDGE
    • Dec
    • P. Reynaert and M. S. J. Steyaert, "A 1.75-GHz polar modulated CMOS RF power amplifier for GSM-EDGE," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2598-2608, Dec. 2005.
    • (2005) IEEE J. Solid-State Circuits , vol.40 , Issue.12 , pp. 2598-2608
    • Reynaert, P.1    Steyaert, M.S.J.2
  • 8
    • 0032312861 scopus 로고    scopus 로고
    • An IC for linearizing RF power amplifiers using envelope elimination and restoration
    • Dec
    • D. K. Su and W. J. McFarland, "An IC for linearizing RF power amplifiers using envelope elimination and restoration," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2252-2258, Dec. 1998.
    • (1998) IEEE J. Solid-State Circuits , vol.33 , Issue.12 , pp. 2252-2258
    • Su, D.K.1    McFarland, W.J.2
  • 10
    • 81855217768 scopus 로고    scopus 로고
    • R. C. C. Cheung, K. P. Pun, S. C. L. Yuen, K. H. Tsoi, and P. H. W. Leong, An FPGA-based re-configurable 24-bit 96 kHz sigma-delta audio DAC, in IEEE Int. Field Programmable Technol. Conf., Dec. 15-17, 2003, pp. 110-117.
    • R. C. C. Cheung, K. P. Pun, S. C. L. Yuen, K. H. Tsoi, and P. H. W. Leong, "An FPGA-based re-configurable 24-bit 96 kHz sigma-delta audio DAC," in IEEE Int. Field Programmable Technol. Conf., Dec. 15-17, 2003, pp. 110-117.
  • 11
    • 0027634063 scopus 로고
    • The basis and architecture for the reduction of tones in a sigma-delta DAC
    • Jul
    • R. C. Ledzius and J. Irwin, "The basis and architecture for the reduction of tones in a sigma-delta DAC," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 40, no. 7, pp. 429-439, Jul. 1993.
    • (1993) IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process , vol.40 , Issue.7 , pp. 429-439
    • Ledzius, R.C.1    Irwin, J.2
  • 13
  • 14
    • 33646729677 scopus 로고    scopus 로고
    • Analysis and experiments for high-efficiency class-F and inverse class-F power amplifier
    • May
    • Y. Y. Woo, Y. Yang, and B. Kim, "Analysis and experiments for high-efficiency class-F and inverse class-F power amplifier," IEEE Trans. Microw. Theory Tech., vol. 54, no. 5, pp. 1969-1974, May 2006.
    • (2006) IEEE Trans. Microw. Theory Tech , vol.54 , Issue.5 , pp. 1969-1974
    • Woo, Y.Y.1    Yang, Y.2    Kim, B.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.