메뉴 건너뛰기




Volumn 25, Issue 5, 1997, Pages 339-362

Improving branch prediction accuracy by reducing pattern history table interference

Author keywords

Architecture; Branch prediction; Processor design; Speculative execution; Superscalar

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SOFTWARE; PIPELINE PROCESSING SYSTEMS; PROGRAM PROCESSORS;

EID: 37849189093     PISSN: 08857458     EISSN: None     Source Type: Journal    
DOI: 10.1007/BF02699882     Document Type: Article
Times cited : (5)

References (10)
  • 3
    • 0003506711 scopus 로고
    • Combining Branch Predictors
    • Digital Western Research Laboratory June
    • Scott McFarling, Combining Branch Predictors. Technical Report TN-36, Digital Western Research Laboratory (June 1993).
    • (1993) Technical Report TN-36
    • McFarling, S.1
  • 4
    • 0002327718 scopus 로고    scopus 로고
    • Digital 21264 Sets New Standard
    • October
    • L. Gwennap, Digital 21264 Sets New Standard, Microprocessor Report, pp. 11-16 (October 1996).
    • (1996) Microprocessor Report , pp. 11-16
    • Gwennap, L.1
  • 7
    • 0028767981 scopus 로고
    • Branch Classification: A New-Mechanism for Improving Branch Predictor Performance
    • A version of this paper has been accepted for publication in a special issue of Int'l. J. P. Pr.
    • Po-Yung Chang, Eric Hao, Tse-Yu Yeh, and Yale N. Patt, Branch Classification: A New-Mechanism for Improving Branch Predictor Performance, Proc. 27th Ann. ACM/IEEE Int'l. Symp. Microarchiteclure, pp. 22-31 (1994). A version of this paper has been accepted for publication in a special issue of Int'l. J. P. Pr.
    • (1994) Proc. 27th Ann. ACM/IEEE Int'l. Symp. Microarchiteclure , pp. 22-31
    • Chang, P.-Y.1    Hao, E.2    Yeh, T.-Y.3    Patt, Y.N.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.