The interval page table: Virtual memory support in real-time and memory-constrained embedded systems

Proceedings - SBCCI 2007: 20th Symposium on Integrated Circuits and System Design

Volumn , Issue , 2007, Pages 294-299

  Zhou, Xiangrong ^a   Petrov, Peter ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

Design; Experimentation; Performance

Indexed keywords

COMPUTER HARDWARE; CONSTRAINT THEORY; DATA PROCESSING; EMBEDDED SYSTEMS; PROBLEM SOLVING; REAL TIME SYSTEMS;

MEMORY MANAGEMENT UNIT; PAGE TRANSLATION; VIRTUAL MEMORY SUPPORT;

VIRTUAL STORAGE;

EID: 37849035487     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1284480.1284559     Document Type: Conference Paper

References (11)

1. B. Jacob and T. Mudge, "Virtual memory: issues of implementation", IEEE Computer, vol. 31, n. 6, pp. 33-43, June 1998.
2. J. H. Lee, J. S. Lee, S. Jeong and S. Kim, "A banked-promotion TLB for high performance and low power", in ICCD, pp. 118-123, September 2001.
3. M. Kandemir, I. Kadayif and G. Chen, "Compiler-Directed Code Restructuring for Reducing Data TLB Energy", in CODES+ISSS, pp. 98-103, September 2004.
4. D. Fan, Z. Tang, H. Huang and G. Gao, "An energy efficient TLB design methodology", in ISLPED, pp. 351-356, August 2005.
5. C. Ballapuram, H. Lee and M. Prvulovic, "Synonymous address compaction for energy reduction in data TLB", in ISLPED, pp. 357-362, August 2005.
6. Alan Jay Smith and Rafael H. Saavedra, "Measuring Cache and TLB Performance and Their Effect on Benchmark Run-times", IEEE Trans. Comput., vol. 44, n. 10, pp. 1223-1235, 1995.
7. M. Shalan and V. J. Mooney, "Hardware support for real-time embedded multiprocessor system-on-a-chip memory management", in CODES, 2002.
8. M.D. Bennett and N.C. Audsley, "Predictable and Efficient Virtual Addressing for Safety-Critical Real-Time Systems", ECRTS, page 0183, 2001.
9. E. Tavares, P. Maciel, A. Bessa, R. Barreto, L. Barros, M. Oliveira and R. Lima, "A time petri net based approach for embedded hard real-time software synthesis with multiple operational modes", in SBCCI, pp. 98-103, 2005.
10. N. Binkert, R. Dreslinski, L. Hsu, K. Lim, A. Saidi and S. Reinhardt, "The M5 Simulator: Modeling Networked Systems", IEEE Micro, vol. 26, n. 4, pp. 52-60, 2006.
11. C. Lee, M. Potkonjak and W. H. Mangione-Smith, "MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems", in 30th MICRO, pp. 330-335, December 1997.