Challenges and promising results in NoC prototyping using FPGAs

IEEE Micro

Volumn 27, Issue 5, 2007, Pages 86-95

  Ogras, Umit Y ^a   Marculescu, Radu ^a   Lee, Hyung Gyu ^b   Choudhary, Puru ^c   Marculescu, Diana ^a   Kaufman, Michael ^a   Nelson, Peter ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b SAMSUNG Electronics   (South Korea)

^c Marvell Technology Group   (United States)

Author keywords

Computer system implementation; Computer systems organization; Field programmable gate arrays; FPGAs; Iinterconnection networks; Interconnection network; Network on chip

Indexed keywords

COMPUTER SYSTEM ORGANIZATION; NETWORK ON CHIP;

COMPUTER ARCHITECTURE; COMPUTER SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTERCONNECTION NETWORKS; SOFTWARE PROTOTYPING;

MICROPROCESSOR CHIPS;

EID: 36849024950     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2007.4378786     Document Type: Article

References (12)

1. G. DeMicheli and L. Benini (Eds.), Networks on Chips: Technology and Tools (Systems on Silicon), Morgan Kaufmann, 2006.
2. H.G. Lee et al., "On-Chip Communication Architecture Exploration: A Quantitative Evaluation of Point-to-Point, Bus and Network-on-Chip Approaches," ACM Trans. Design Automation of Electronic Systems, vol. 12, no. 3, Aug. 2007, pp. 21-40.
3. J. Muttersbach, T. Villager, and W. Fichtner, "Practical Design of Globally Asynchronous Locally Synchronous Systems," Proc. Int'l Symp. Advanced Research in Asynchronous Circuits and Systems, IEEE CS Press, 2000, pp. 52-59.
4. J. Hu and R. Marculescu, "Energy- and Performance-Aware Mapping for Regular NoC Architectures," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 4, Apr. 2005, pp. 551-562.
5. E. Rijpkema, K. Goossens, and A. Radulescu, "Trade-offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip," Proc. Design, Automation and Test in Europe Conf. (DATE 03), IEEE CS Press, 2003, pp. 350-355.
6. U.Y. Ogras et al., "Communication Architecture Optimization: Making the Shortest Path Shorter in Regular Networks-on-Chip," Proc. Design, Automation and Test in Europe Conf. (DATE 06), IEEE CS Press, 2006, pp. 712-717.
7. K. Lee et al., "A 51mW 1.6GHz On-Chip Network for Low-Power Heterogeneous SoC Platform," Proc. Int'l Solid-State Circuits Conf. (ISSCC 04), IEEE CS Press, 2004, pp. 152-161.
8. S. Vangal et al., "An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS," Proc. Int'l Solid-State Circuits Conf. (ISSCC 07), IEEE CS Press, 2007, pp. 98-100.
9. D. Burger et al., "Scaling to the End of Silicon with EDGE Architectures," Computer, vol. 37, no. 7, July 2004, pp. 44-55.
10. M.B. Taylor et al., "The Raw Microprocessor: A Computational Fabric for Software Circuits and General Purpose Programs," IEEE Micro, vol. 22, no. 2, Mar.-Apr. 2002, pp. 25-35.
11. H.G. Lee et al., "Cycle-Accurate Energy Measurement and Characterization of FPGAs," Analog IC and Signal Processing, vol. 42, no. 3, Mar. 2005, pp. 239-251.
12. U.Y. Ogras et al., "Voltage-Frequency Island Partitioning for GALS-Based Networks-on-Chip," Proc. 44th Design Automation Conf. (DAC 07), ACM Press, 2007, pp. 110-115.