Design and implementation of the new D0 level-1 calorimeter trigger

Nuclear Instruments and Methods in Physics Research, Section A: Accelerators, Spectrometers, Detectors and Associated Equipment

Volumn 584, Issue 1, 2008, Pages 75-97

  Abolins, M ^g   Adams, M ^m   Adams, T ^e   Aguilo, E ^l,n   Anderson, J ^d   Bagby, L ^d   Ban, J ^a   Barberis, E ^h   Beale, S ⁿ   Benitez, J ^g   Biehl, J ^g   Bowden, M ^d   Brock, R ^g   Bystricky, J ^b   Cwiok, M ^k   Calvet, D ^b   Cihangir, S ^d   Edmunds, D ^g   Evans, H ^f   Fantasia, C ^h   Foglesong, J ^d   Green, J ^d   Johnson, C ^a   Kehoe, R ^j   Lammers, S ^a   Laurens, P ^g   Le Du P ^b   Mangeard, P S ^f,o   Mitrevski, J ^a   Mulhearn, M ^a   Mur, M ^b   Naimuddin, Md ^c,d   Parsons, J ^a   Pawloski, G ⁱ   Perez, E ^b   Renkel, P ^j   Roe, A ^h   Sippach, W ^a   Stone, A ^d,m   Taylor, W ⁿ   Unalan, R ^g   Varelas, N ^m   Verzocchi, M ^d   Weerts, H ^g   Wood, D R ^h   Zhang, L ^a   Zmuda, T ^d   more..

^a Och Spine at New York Presbyterian Hospitals   (United States)

^b CEA SACLAY   (France)

^c UNIVERSITY OF DELHI   (India)

^d FERMI NATIONAL ACCELERATOR LABORATORY   (United States)

^e FLORIDA STATE UNIVERSITY   (United States)

^f INDIANA UNIVERSITY   (United States)

^g MICHIGAN STATE UNIVERSITY   (United States)

^h NORTHEASTERN UNIVERSITY   (United States)

ⁱ RICE UNIVERSITY   (United States)

^j SOUTHERN METHODIST UNIVERSITY   (United States)

^k UNIVERSITY COLLEGE DUBLIN   (Ireland)

^l UNIVERSITY OF ALBERTA   (Canada)

^m UNIVERSITY OF ILLINOIS AT CHICAGO   (United States)

ⁿ YORK UNIVERSITY   (Canada)

^o AIX MARSEILLE UNIVERSITY   (France)

more..

Author keywords

Calorimeter; D0; DZero; Fermilab; Trigger

Indexed keywords

ALGORITHMS; COLLOIDS; COMPUTER HARDWARE; DATA REDUCTION; LUMINANCE;

CALORIMETER TRIGGER HARDWARE; CALORIMETER TRIGGER SYSTEMS; FERMILAB;

CALORIMETERS;

EID: 36749005029     PISSN: 01689002     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.nima.2007.10.014     Document Type: Article

References (34)

1. Tevatron Run II Handbook 〈http://www-bd.fnal.gov/lug/〉.
2. Abazov V.M., et al. Nucl. Instr. and Meth. A 565 (2006) 463
3. The Tevatron Run II Upgrade Project 〈http://www-bd.fnal.gov/run2upgrade/〉.
4. Lipton R. Nucl. Instr. and Meth. A 566 (2006) 104
5. Weber M. Nucl. Instr. and Meth. A 566 (2006) 182
6. Abolins M., et al. IEEE Trans. Nucl. Sci. NS-51 (2004) 340
7. Abachi S., et al. Nucl. Instr. Meth. A 338 (1994) 185
8. The right-handed D0 coordinate system is defined with the z-axis in the direction of the proton beam, with φ measuring the azimuthal angle in the plane transverse to the beam direction, with θ measuring the polar angle, and with the pseudo-rapidity, η = - ln [tan (θ / 2)].
9. Abolins M., Edmunds D., Laurens P., and Pi B. Nucl. Instr. and Meth. A 289 (1990) 543
10. See for example: The ATLAS Level-1 Trigger Group, ATLAS Level-1 Trigger Technical Design Report 〈http://atlas.web.cern.ch/Atlas/GROUPS/DAQTRIG/TDR/tdr.html〉 ATLAS TDR-12, 1998; The CMS Collaboration, The TriDAS Project Technical Design Report, vol. 1: The Trigger Systems 〈http://cmsdoc.cern.ch/cms/TDR/TRIGGER-public/trigger.html〉, CERN/LHCC 2000-38, 2000; J. Alitti, et al., Z. Phys. C 49 (1991) 17.
11. The D0 collaboration, Run IIb Upgrade Technical Design Report, Fermilab-Pub-02/327-E, 2002.
12. WIENER, Plein & Bauss Ltd 〈http://www.wiener-us.com/〉.
13. 3M Corporation, Pleated foil shielded cable (90211 Series) 〈http://www.3m.com〉.
14. Analog Devices, 10-Bit 40 MSPS 3 V Dual A/D Converter (AD9218BST-40) 〈http://www.analog.com〉.
15. Xilinx, Virtex-II FPGA (XC2V1000-4FG456C) 〈http://www.xilinx.com/〉.
16. National Semiconductor, 48-bit Channel Link SER/DES(DS90CR483/4) 〈http://www.national.com〉.
17. W.L. Gore & Associates, Inc., Eye-Opener Millipacs 2/Z-Pack 2 mm HM Cable Connector (2MMS02xx) 〈http://www.gore.com〉.
18. Altera, Stratix Device Family (EP1Sxx) 〈http://www.altera.com〉 (EP1S20F780C7, EP1S20F780C6, EP1S10F780C6, and EP1S30F1020C6 devices are used for the TAB SWA, TAB global, GAB LVDS and GAB S30 FPGAs, respectively).
19. Agilent Technologies, Transmit/Receive Chip Set (HDMP-1022) 〈http://www.agilent.com〉; Stratos Optical Technologies, Optical Gbit Dual Transmitter (M2T-25-4-1-L) 〈http://www.stratoslightwave.com〉.
20. Altera, Cyclone Device Family (EP1C6Q240C7) 〈http://www.altera.com〉.
21. Altera, Serial Configuration Device (EPCS4SI8) 〈http://www.altera.com〉.
22. Cypress Semiconductor Corporation, Clock Distribution Buffer (CY29948AI) 〈http://www.altera.com〉.
23. Fairchild Semiconductor, TTL to ECL Converter (FDLL4148) 〈http://www.fairchildsemi.com〉.
24. National Semiconductor, Differential Line Drivers/Receivers (DS90LV047/8 ATMTC) 〈http://www.national.com〉.
25. As currently implemented the North, Central and South regions correspond to 3.2 < η < 1.0, 1.0 < η < - 1.0, and - 1.0 < η < 3.2, respectively.
26. Altera, ACEX 1K Series FPGA (EP1K50QC208-2) 〈http://www.altera.com〉.
27. Because of the extra latency involved in the divide operation necessary for the calculation of the Tau algorithm isolation, this information is not available in time for transmission to the L1CalTrk system.
28. GE Fanuc Embedded Systems, PCI to VME bus adapter (Model 618) 〈http://www.gefanucembedded.com〉.
29. Vertical Interface Board Documentation 〈http://www-linac.fnal.gov/LINAC/hardware/vmesys/boards/vi/viInfo.html〉.
30. Python Programming Language-Official Website 〈http://www.python.org〉.
31. TkInter Documentation Website 〈http://wiki.python.org/moin/TkInter〉.
32. W3C: Extensible Markup Language Website 〈http://www.w3.org/XML/〉.
33. The ADAPTIVE Communication Environment Website 〈http://www.cs.wustl.edu/∼schmidt/ACE.html〉.
34. R. Brun, et al., ROOT: An Object-Oriented Data Analysis Framework 〈http://root.cern.ch/root/〉.