Combined code motion and register allocation using the value state dependence graph

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2622, Issue , 2003, Pages 1-16

  Johnson, Neil ^a   Mycroft, Alan ^a  

^a UNIVERSITY OF CAMBRIDGE   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; PROGRAM COMPILERS;

DEPENDENCE GRAPHS; DEPTH FIRST; LOOP INVARIANT COMPUTATIONS; OBJECT CODE; PHASE ORDERING; REGISTER ALLOCATION; STATE DEPENDENCE; TWO PHASE;

CODES (SYMBOLS);

EID: 35248889477     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-36579-6_1     Document Type: Article

References (21)

1. AHO, A. V., SETHI, R., AND ULLMAN, J. D. Compilers: Principles, Techniques and Tools. Addison Wesley, 1986.
2. BALLANCE, R. A., MACCABE, A. B., AND OTTENSTEIN, K. J. The program dependence web: A representation supporting control-, data-, and demand-driven interpretation of imperative languages. In Proc. Conf. Prog. Lang. Design and Implementation (PLDI'90) (June 1990), ACM, pp. 257-271.
3. BERSON, D. A., GUPTA, R., AND SOFFA, M. L. Resource spackling: A framework for integrating register allocation in local and global schedulers. Tech. rep., Dept. Computer Science, University of Pittsburgh, February 1994.
4. BRASIER, T. S., SWEANY, P. H., BEATY, S. J., AND CARR, S. CRAIG: A practical framework for combining instruction scheduling and register assignment. In Proc. Intl. Conf. Parallel Architectures and Compilation Techniques (PACT'95) (Limassol, Cyprus, June 1995).
5. CHAITIN, G. Register allocation and spilling via graph coloring. ACM SIGPLAN Notices 17, 6 (June 1982), 98-105.
6. CHOW, F. C., AND HENNESSY, J. L. The priority-based coloring approach to register allocation. ACM Trans. Prog. Lang. and Syst. 12, 4 (October 1990), 501-536.
7. CLICK, C. From quads to graphs: an intermediate representation's journey. Tech. Rep. CRPC-TR93366-S, Center for Research on Parallel Computation, Rice University, October 1993.
8. CYTRON, R. K., FERRANTE, J., ROSEN, B. K., WEGMAN, M. N., AND ZADECK, F. K. Efficiently computing the static single assignment form and the control dependence graph. ACM Trans. Programming Languages and Systems 12, 4 (October 1991), 451-490.
9. FERRANTE, J., OTTENSTEIN, K. J., AND WARREN, J. D. The program dependence graph and its use in optimization. ACM Trans. Prog. Lang. and Syst. 9, 3 (July 1987), 319-349.
10. GOODWIN, D. W., AND WILKEN, K. D. Optimal and near-optimal global register allocation using 0-1 integer programming. Software - Practice and Experience 26, 8 (August 1996), 929-965.
11. HORWITZ, S., REPS, T., AND BINKLEY, D. Interprocedural slicing using dependence graphs. ACM Trans. Prog. Langs and Systems 12, 1 (January 1990), 26-60.
12. JANSSEN, J., AND CORPORAAL, H. Registers on demand: an integrated region scheduler and register allocator. In Proc. Conf. on Compiler Construction (April 1998).
13. JOHNSON, N. triVM Intermediate Language Reference Manual. Tech. Rep. UCAM-CL-TR-529, University of Cambridge Computer Laboratory, 2002.
14. MOREL, E., AND RENVOISE, C. Global optimization by suppression of partial redundancies. Comm. ACM 22, 2 (February 1979), 96-103.
15. PINGALI, K., BECK, M., JOHNSON, R., MOUDGILL, M., AND STODGHILL, P. Dependence flow graphs: An algebraic approach to program dependencies. In Proc. 18th ACM Symp. on Principles of Prog. Langs (POPL) (January 1991), ACM, pp. 67-78.
16. PINTER, S. S. Register allocation with instruction scheduling: A new approach. In Proc. ACM SIGPLAN Conference on Prog. Lang. Design and Implementation (Albuquerque, NM, June 1993), pp. 248-257.
17. RAO, M. P. Combining register assignment and instruction scheduling. Master's thesis, Michigan Technological University, 1998.
18. RÜTHING, O., KNOOP, J., AND STEFFEN, B. Sparse code motion. In Proc. 27th ACM SIGPLAN-SIGACT Symp. Principles of Prog. Langs (POPL) (Boston, MA, 2000), ACM, pp. 170-183.
19. SWEANY, P., AND BEATY, S. Post-compaction register assignment in a retargetable compiler. In Proc. 23rd Annual Workshop on Microprogramming and Microarchitecture (November 1990), pp. 107-116.
20. TOUATI, S.-A.-A. Register Pressure in Instruction Level Parallelism. PhD thesis, Université de Versailles Saint-Quentin, June 2002.
21. WEISE, D., CREW, R. F., ERNST, M., AND STEENSGAARD, B. Value dependence graphs: Representation without taxation. In ACM SIGPLAN-SIGACT Symp. on Principles of Prog. Langs (POPL) (January 1994), ACM.