Advanced cell modeling techniques based on polynomial expressions

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2799, Issue , 2003, Pages 550-558

  Shiue, Wen Tsong ^a   Wanalertlak, Weetit ^a  

^a Oregon State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CURVE FITTING; LOGIC DESIGN; LOGIC SYNTHESIS;

CURVE FITTING ALGORITHM; INPUT VARIABLES; MODEL EQUATIONS; MULTIPLE OPERATING POINTS; NUMBER OF DATUM; PARTITIONING ALGORITHMS; PHYSICAL DESIGN; POLYNOMIAL EXPRESSION;

DIGITAL STORAGE;

EID: 35248870042     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-39762-5_61     Document Type: Article

References (8)

1. F. Wang and Shir-Shen Chang, "Scalable Delay Model for Logic and Physical Synthesis", The 16th IFIP World Computer Congress, ICDA, August 2000. on VLSI Systems, Vol. 7, No. 4, Dec. 1999.
2. Shir-Shen Chang, "Liberty Technology Rollout 2000.11, Synopsys Liberty Extensions for Physical Design," 2000.
3. Reference Manual, "Library Compiler User Guide," vol. 2, 2000.11, Synopsys.
4. Shin-Shen Chang, "Liberty Updates: Physical Extension & Polynomial Approach," April 3, 2001, Synopsys.
5. W. Press, S. Teukolsky, W. Vetterling, and B. Flannery, "Numerical Recipes," Cambridge University Press, Nov 1989.
6. Enders A. Robinson, "Least Squares Regression Analysis In Term of Linear Algebra," Goose Pond Press, 1981.
7. A. Murugavel, et.al., "Least-Square Estimation of Average Power in Digital CMOS Circuits," IEEE Transactions on VLSI System, Vol. 10., No.1, Feb 2002.
8. A. K. Murugavel et. al., "Average power in digital CMOS circuits using least square estimation," Int. Conf. VLSI Design, pp. 215-220, 2001.