Reformulate dynamic properties during B refinement and forget variants and loop invariants

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1878, Issue , 2000, Pages 230-249

  Bellegarde, F ^a   Darlot, C ^a   Julliand, J ^a   Kouchnarenko, O ^a  

^a UNIVERSITÉ DE FRANCHE COMTÉ   (France)

Author keywords

B refinement design; Dynamic properties; Event systems; Specification; Verification

Indexed keywords

FORMAL SPECIFICATION; SEMANTICS; SPECIFICATIONS; VERIFICATION;

ABSTRACT SYSTEMS; AUTOMATIC PROOFS; CARD READERS; CHIP CARDS; DYNAMIC PROPERTY; FINITE STATE; LINEAR TEMPORAL LOGIC; LOOP INVARIANTS;

MODEL CHECKING;

EID: 35248858839     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44525-0_14     Document Type: Conference Paper

References (17)

1. J. R. Abrial and L. Mussat. Introducing dynamic constraints in B. In Second Conference on the B method, LNCS 1393, pages 83-128, Nantes, France, April 1998. Springer Verlag.
2. F. Bellegarde, J. Julliand, and O. Kouchnarenko. Ready-simulation is not ready to express a modular refinement relation. In Proc. Int. Conf. on Fundamental Approaches to Software Engineering-2000 (FASE'2000). Springer Verlag, April 2000. LNCS to appear.
3. F. Bellegarde, J. Julliand, and H. Mountassir. Model-based verification through refinement of finite B event systems. In Formal Method'99 B User Group Meeting, CDROM publication, 1999.
4. F. Bellegarde, J. Julliand, and H. Mountassir. Partition of the state space trough a B event system refinement for a modular verification of PLTL properties. In Submitted to the ZB 2000 Conference, 2000.
5. Comite Europeen de Normalisation. En27816-3, European Standard - Identification Cards - Integrated circuit(s) cards with contacts - Electronic signal and transmission protocols. Technical report, ISO/CEI 7816-3, 1992.
6. J. Dingel and T. Filkorn. Model-checking for infinite state systems using data abstraction, assumption-commitment style reasoning and theorem proving. In Pierre Wolper, editor, Proc. 6th Int. Conf. On Computer Aided Verification (CAV95), Lecture Notes in Computer Science 939, pages 54-69. Springer Verlag, July 1995.
7. T. Filkorn, H.A. Schneider, A. Scholtz, and all. SVE user's guide. zbe bt se 1-sve-1. Technical report, Siemens AG, Munich, 1994.
8. G. Holzmann. Design and validation of protocols. Prentice hall software series, 1991.
9. J.J. Joyce and C.H. Seger. Linking BDD-based symbolic evaluation to interactive theorem proving. In Association for Computing Machinery, editor, Proceedings of the 30th Design Automation Conference, 1993.
10. J. Julliand, F. Bellegarde, and B. Parreaux. De l'expression des besoins a l'expression formelle des proprietes dynamiques. Technique et Science Informa-tiques, 18(7), 1999.
11. J. Julliand, P.A. Masson, and H. Mountassir. Modular verification of dynamic properties for reactive systems. In K. Araki, A. Cralloway, and K. Taguchi, editors, International Workshop on Integrated Formal Methods (IFM'99), pages 89-108, York, Great Britain, 1999. Springer.
12. R.P. Kurshan. Automata-Theoretic Verification of Coordinating Processes. Princeton University Press, 1993.
13. Lamport. A temporal logic of actions. ACM Transactions on Programming Languages and Systems, 16(3):872-923, may 1994.
14. Z. Manna and A. Pnueli. The Temporal Logic of Reactive and Concurrent Systems: Specification. Springer-Verlag - ISBN 0-387-97664-7, 1992.
15. S. Owre, J.M. Rushby, and N. Shankar. PVS: A prototype verification system. In Deepak Kapur, editor, 11th International Conference on Automated Deduction, number 607 in Lecture Notes in Artificial Intelligence, pages 748-752. Springer Verlag, June 1992.
16. I. Ulidowski. Equivalences on observable processes. In Proceedings of the 7th Annual IEEE Symposium on Logic in Computer Sciences IEEE, New-York, IEEE Computer Society Press, pages 148-161, 1992.
17. P. Wolper and V. Lovinfosse. Verifying properties of large sets of processes with network invariants. In J. Sifakis, editor, International Workshop on Automatic Verification Methods for Finite State Systems, number 407 in Lecture Notes in Computer Sciences, pages 68-80, Grenoble, June 1989. Springer Verlag.