A tool architecture for the next generation of UPPAAL

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2757, Issue , 2003, Pages 352-366

  David, Alexandre ^a   Behrmann, Gerd ^b   Larsen, Kim G ^b   Yi, Wang ^a  

^a UPPSALA UNIVERSITY   (Sweden)

^b AALBORG UNIVERSITY   (Denmark)

Author keywords

[No Author keywords available]

Indexed keywords

DATA SHARING; DATA STRUCTURES; DIGITAL STORAGE; MODEL CHECKING; STORAGE MANAGEMENT;

DESIGN AND IMPLEMENTATIONS; DESIGN DECISIONS; MEMORY MANAGEMENT FUNCTIONS; PIPELINE ARCHITECTURE; REDUNDANT COMPUTATION; SHARED DATA STRUCTURE; STATE EXPLORATION; VERIFICATION ALGORITHMS;

STRUCTURAL DESIGN;

EID: 35248853482     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-40007-3_22     Document Type: Article

References (22)

1. R. Alur and D. L. Dill. A theory of timed automata. Theoretical Computer Science, 126:183-235, 1994.
2. Gerd Behrmann, Ansgar Fehnker, Thomas S. Hune, Kim Larsen, Paul Petterson, and Judi Romijn. Efficient guiding towards cost-optimality in uppaal. In Proc. of TACAS'2001, Lecture Notes in Computer Science. Springer-Verlag, 2001.
3. Gerd Behrmann, Thomas Hune, and Frits Vaandrager. Distributed timed model checking - How the search order matters. In Proc. of 12th International Conference on Computer Aided Verification, Lecture Notes in Computer Science, Chicago, Juli 2000. Springer-Verlag.
4. Gerd Behrmann, Kim G. Larsen, Justin Pearson, Carsten Weise, and Wang Yi. Efficient timed reachability analysis using clock difference diagrams. In Proceedings of the 12th Int. Conf. on Computer Aided Verification, volume 1633 of Lecture Notes in Computer Science. Springer-Verlag, 1999.
5. Johan Bengtsson. Reducing memory usage in symbolic state-space exploration for timed systems. Technical Report 2001-009, Uppsala University, Department of Information Technology, May 2001.
6. Johan Bengtsson, W.O. David Griffioen, Kåre J. Kristoffersen, Kim G. Larsen, Fredrik Larsson, Paul Pettersson, and Wang Yi. Verification of an Audio Protocol with Bus Collision Using UPPAAL. Number 1102 in Lecture Notes in Computer Science, pages 244-256. Springer-Verlag, July 1996.
7. Johan Bengtsson, Kim G. Larsen, Fredrik Larsson, Paul Pettersson, and Wang Yi. UPPAAL - a Tool Suite for Automatic Verification of Real-Time Systems. In Proc. of Workshop on Verification and Control of Hybrid Systems III, number 1066 in Lecture Notes in Computer Science, pages 232-243. Springer-Verlag, October 1995.
8. Patricia Bouyer, Catherine Dufourd, Emmanuel Fleury, and Antoine Petit. Are timed automata updatable? In Proceedings of the 12th Int. Conf. on Computer Aided Verification, volume 1855 of Lecture Notes in Computer Science. Springer-Verlag, 2000.
9. Randal E. Bryant. Graph-based algorithms for boolean function manipulation. In Transactions on Computers, volume C-35 no. 8 of IEEE, August 1986.
10. C.Daws and S.Yovine. Reducing the number of clock variables of timed automata. In Proceedings of the 1996 IEEE Real-Time Systems Symposium, RTSS'96. IEEE Computer Society Press, 1996.
11. S. Christensen and L.M. Kristensen. State space analysis of hierarchical coloured petri nets. In B. Farwer, D.Moldt, and M-O. Stehr, editors, Proceedings of Workshop on Petri Nets in System Engineering (PNSE'97) Modelling, Verification, and Validation, number 205, pages 32-43, Hamburg, Germany, 1997.
12. Gianfranco F. Ciardo and David M. Nicol. Automated parallelization of discrete state-space generation. In Journal of Parallel and Distributed Computing, volume 47, pages 153-167. ACM, 1997.
13. Alexandre David, Oliver Möller, and Wang Yi. Formal verification uml statecharts with real time extensions. In Proceedings of FASE 2002 (ETAPS 2002), volume 2306 of Lecture Notes in Computer Science, pages 218-232. Springer-Verlag, 2002.
14. Alexandre David and Wang Yi. Modeling and analysis of a commercial field bus protocol. In Proc. of the 12th Euromicro Conference on Real Time Systems, pages 165-172. IEEE Computer Society, June 2000.
15. Gerard J. Holzmann. On limits and possibilities of automated protocol analysis. In Proc. 7th IFIP WG 6.1 Int. Workshop on Protocol Specification, Testing, and Verification, pages 137-161, 1987.
16. Gerard J. Holzmann. The model checker spin. In IEEE Transactions on Software Engineering, volume 23, may 1997.
17. Thomas Hune, Kim G. Larsen, and Paul Pettersson. Guided Synthesis of Control Programs Using UPPAAL. In Ten H. Lai, editor, Proc. of the IEEE ICDCS International Workshop on Distributed Systems Verification and Validation, pages E15-E22. IEEE Computer Society Press, April 2000.
18. Fredrik Larsson, Kim G. Larsen, Paul Pettersson, and Wang Yi. Efficient Verification of Real-Time Systems: Compact Data Structures and State-Space Reduction. In Proc. of the 18th IEEE Real-Time Systems Symposium, pages 14-24. IEEE Computer Society Press, December 1997.
19. Magnus Lindahl, Paul Pettersson, and Wang Yi. Formal Design and Analysis of a Gear-Box Controller. In Proc. of the 4th Workshop on Tools and Algorithms for the Construction and Analysis of Systems, number 1384 in Lecture Notes in Computer Science, pages 281-297. Springer-Verlag, March 1998.
20. Henrik Lönn and Paul Pettersson. Formal Verification of a TDMA Protocol Startup Mechanism. In Proc. of the Pacific Rim Int. Symp. on Fault-Tolerant Systems, pages 235-242, December 1997.
21. Howard Wong-Toi. Symbolic Approximations for Verifying Real-Time Systems. PhD thesis, Standford University, 1995.
22. Sergio Yovine. Kronos: A verification tool for real time systems. In Int. Journal on Software Tools for Technology Transfer, pages 134-152, Oct 1997.