-
1
-
-
0036817822
-
Reconfigurable Computer Origins: The UCLA Fixed-Plus-Variable (F+V) Structure Computer
-
Estrin, G.: Reconfigurable Computer Origins: The UCLA Fixed-Plus-Variable (F+V) Structure Computer. IEEE Annals of the History of Computing. Oct.-Dec. (2002) 3-9
-
(2002)
IEEE Annals of the History of Computing
, vol.OCT.-DEC.
, pp. 3-9
-
-
Estrin, G.1
-
2
-
-
0001788107
-
Algorithms for the Satisfiability (SAT) Problem: A Survey
-
Gu, J., Purdom, P.W., Franco, J., Wah, B.W.: Algorithms for the Satisfiability (SAT) Problem: A Survey. DIMACS Series in Discrete Mathematics and Theoretical Computer Science, vol. 35 (1997) 19-151
-
(1997)
DIMACS Series in Discrete Mathematics and Theoretical Computer Science
, vol.35
, pp. 19-151
-
-
Gu, J.1
Purdom, P.W.2
Franco, J.3
Wah, B.W.4
-
5
-
-
0035242975
-
Solving Satisfiability Problems Using Reconfigurable Computing
-
Suyama, T., Yokoo, M., Sawada, H., Nagoya, A.: Solving Satisfiability Problems Using Reconfigurable Computing. IEEE Trans. on VLSI Systems, vol. 9, no. 1 (2001) 109-116
-
(2001)
IEEE Trans. on VLSI Systems
, vol.9
, Issue.1
, pp. 109-116
-
-
Suyama, T.1
Yokoo, M.2
Sawada, H.3
Nagoya, A.4
-
8
-
-
84919401135
-
A machine program for theorem proving
-
Davis, M., Logemann, G., Loveland, D.: A machine program for theorem proving. Communications of the ACM n. 5 (1962) 394-397
-
(1962)
Communications of the ACM
, Issue.5
, pp. 394-397
-
-
Davis, M.1
Logemann, G.2
Loveland, D.3
-
9
-
-
0032671229
-
Using Configurable Computing to Accelerate Boolean Satisfiability
-
Zhong, P., Martonosi, M., Ashar, P., Malik, S.: Using Configurable Computing to Accelerate Boolean Satisfiability. IEEE Trans. CAD of Integrated Circuits and Systems, vol. 18, n. 6 (1999) 861-868
-
(1999)
IEEE Trans. CAD of Integrated Circuits and Systems
, vol.18
, Issue.6
, pp. 861-868
-
-
Zhong, P.1
Martonosi, M.2
Ashar, P.3
Malik, S.4
-
10
-
-
0031624029
-
Using reconfigurable computing techniques to accelerate problems in the CAD domain: A case study with Boolean satisfiability
-
Zhong, P., Ashar, P., Malik, S., Martonosi, M.: Using reconfigurable computing techniques to accelerate problems in the CAD domain: a case study with Boolean satisfiability. In: Proc. Design Automation Conf. (1998) 194-199
-
(1998)
Proc. Design Automation Conf.
, pp. 194-199
-
-
Zhong, P.1
Ashar, P.2
Malik, S.3
Martonosi, M.4
-
11
-
-
33846027103
-
Solving Boolean satisfiability with dynamic hardware configurations
-
Hartenstein, R.W., Keevallik, A. (eds). Springer-Verlag
-
Zhong, P., Martonosi, M., Ashar, P., Malik, S.: Solving Boolean satisfiability with dynamic hardware configurations. In Hartenstein, R.W., Keevallik, A. (eds). Field-Programmable Logic: From FPGAs to Computing Paradigm (1998). Springer-Verlag. 326-235
-
(1998)
Field-Programmable Logic: From FPGAs to Computing Paradigm
, pp. 326-1235
-
-
Zhong, P.1
Martonosi, M.2
Ashar, P.3
Malik, S.4
-
13
-
-
0032680865
-
GRASP: A search algorithm for prepositional satisfiability
-
Silva, L.M., Sakallah, K.A.: GRASP: a search algorithm for prepositional satisfiability. IEEE Trans. Computers, vol. 48, n. 5 (1999) 506-521
-
(1999)
IEEE Trans. Computers
, vol.48
, Issue.5
, pp. 506-521
-
-
Silva, L.M.1
Sakallah, K.A.2
-
15
-
-
0034140752
-
A SAT solver using reconfigurable hardware and virtual logic
-
Abramovici, M., de Sousa, J.T.: A SAT solver using reconfigurable hardware and virtual logic. Journal of Automated Reasoning, vol. 24, n. 1-2 (2000) 5-36
-
(2000)
Journal of Automated Reasoning
, vol.24
, Issue.1-2
, pp. 5-36
-
-
Abramovici, M.1
De Sousa, J.T.2
-
16
-
-
0034174021
-
Reconfigurable accelerators for combinatorial problems
-
Apr.
-
Platzner, M.: Reconfigurable accelerators for combinatorial problems. IEEE Computer. Apr. (2000) 58-60
-
(2000)
IEEE Computer
, pp. 58-60
-
-
Platzner, M.1
-
17
-
-
65849432527
-
Acceleration of satisfiability algorithms by reconfigurable hardware
-
Hartenstein, R.W., Keevallik, A. (eds.) Springer-Verlag
-
Platzner, M., De Micheli, G.: Acceleration of satisfiability algorithms by reconfigurable hardware. In: Hartenstein, R.W., Keevallik, A. (eds.) Field-Programmable Logic: From FPGAs to Computing Paradigm. Springer-Verlag (1998) 69-78
-
(1998)
Field-Programmable Logic: From FPGAs to Computing Paradigm
, pp. 69-78
-
-
Platzner, M.1
De Micheli, G.2
-
23
-
-
35048899075
-
-
Technical Report (preliminary draft) [Online]
-
Simon, L., Le Berre, D., Hirsch, E.: The SAT2002 Competition. Technical Report (preliminary draft) [Online]. Available: http://www.satlive.org/SATCompetition/ onlinereport.pdf (2002)
-
(2002)
The SAT2002 Competition
-
-
Simon, L.1
Le Berre, D.2
Hirsch, E.3
|