Rabbit: A tool for BDD-based verification of real-time systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2725, Issue , 2003, Pages 122-125

  Beyer, Dirk ^a   Lewerentz, Claus ^a   Noack, Andreas ^a  

^a BRANDENBURG UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; COMPUTER AIDED ANALYSIS; INTERACTIVE COMPUTER SYSTEMS; MODEL CHECKING; MODELING LANGUAGES;

GOOD VARIABLES; MODEL CHECKING TOOLS; MODULAR MODELING; MODULAR STRUCTURES; REACHABILITY ANALYSIS; REFINEMENT CHECKING; TIMED AUTOMATA;

REAL TIME SYSTEMS;

EID: 35248823213     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-45069-6_13     Document Type: Article

References (12)

1. Rajeev Alur and David L. Dill. A theory of timed automata. Theoretical Computer Science, 126:183-235, 1994.
2. Tobias Amnell, Gerd Behrmann, Johan Bengtsson, Pedro R. D'Argenio, Alexandre David, Ansgar Fehnker, Thomas Hune, Bertrand Jeannet, Kim G. Larsen, M. Oliver Möller, Paul Pettersson, Carsten Weise, and Wang Yi. Uppaal - now, next, and future. In Proc. MOVEP'00, LNCS 2067, pages 99-124. Springer, 2001.
3. Dirk Beyer. Improvements in BDD-based Reachability Analysis of Timed Automata. In Proc. FME'01, LNCS 2021, pages 318-343. Springer, 2001.
4. Dirk Beyer. Efficient Reachability Analysis and Refinement Checking of Timed Automata using BDDs. In Proc. CHARME'01, LNCS 2144, pages 86-91. Springer, 2001.
5. Dirk Beyer. Formale Verifikation von Realzeit-Systemen mittels Cottbus Timed Automata. Verlag Mensch & Buch, Berlin, 2002. Zugl.: Dissertation, BTU Cottbus, 2002.
6. Dirk Beyer and Andreas Noack. A comparative study of decision diagrams for real-time verification. Technical Report I-03/2003, BTU Cottbus, 2003.
7. Dirk Beyer and Heinrich Rust. Cottbus Timed Automata: Formal Definition and Semantics. In Proc. FSCBS'01, pages 75-87, 2001.
8. Marius Bozga, Oded Maler, Amir Pnueli, and Sergio Yovine. Some progress on the symbolic verification of timed automata. In Proc. CAV'97, LNCS 1254, pages 179-190, 1997.
9. Jerry R. Burch, Edmund M. Clarke, David E. Long, Kenneth L. McMillan, and David L. Dill. Symbolic model checking for sequential circuit verification. IEEE Transactions on CAD, 13(4):401-424, April 1994.
10. Farn Wang. Symbolic verification of complex real-time systems with clock-restriction diagram. In Proc. FORTE'01, pages 235-250. Kluwer, 2001.
11. Sergio Yovine. Kronos: A verification tool for real-time systems. Software Tools for Technology Transfer, 1(1-2):123-133, October 1997.
12. Sergio Yovine. Model checking timed automata. In Lectures on Embedded Systems, LNCS 1494, pages 114-152. Springer, 1998.