Automatic failures-free connector synthesis: An example

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2941, Issue , 2004, Pages 184-197

  Inverardi, Paola ^a   Tivoli, Massimo ^a  

^a UNIVERSITY OF L'AQUILA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); GLUES; GLUING; INTEROPERABILITY; SOFTWARE PACKAGES;

ARCHITECTURAL STYLE; ASSEMBLY PROBLEMS; AUTOMATIC FAILURE; COMMERCIAL OFF THE SHELVES; COMPONENT-BASED TECHNOLOGY; COMPOSITION MECHANISMS; FUNCTIONAL PROPERTIES; SOFTWARE COMPONENT;

SOFTWARE ARCHITECTURE;

EID: 35048904121     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-24626-8_12     Document Type: Article

References (22)

1. B. Boehm and C. Abts. Cots integration: Plug and pray? IEEE Computer, 32(1), Jan. 1999.
2. O. G. Edmund M. Clarke, Jr. and D. A. Peled. Model Checking. The MIT Press, Cambridge, Massachusetts, London, England, 2001.
3. D. Garlan, R. Allen, and J. Ockerbloom. Architectural mismatch: Why reuse is so hard. IEEE Software, 12(6), Nov. 1995.
4. P. Gastin and D. Oddoux. Fast ltl to buchi automata translation. in Proceedings of CAV'01, 2001.
5. R. Gerth, D. Peled, M. Y. Vardi, and P. Wolper. Simple on-the-fly automatic verification of liner temporal logic. in Proc. of the 15th IFIP/WG6.1 Symposium on Protocol Specification, Testing and Verification (PSTV'95), 1995.
6. D. Giannakopoulou and K. Havelund. Automata-based verification of temporal properties on running programs. RIACS Technical Report 01.21, 2001.
7. D. Giannakopoulou, J. Kramer, and S. Cheung. Behaviour analysis of distributed systems using the tracta approach. Journal of Automated Software Engineering, special issue on Automated Analysis of Software, 6(1):7-35, January 1999.
8. P. Inverardi and S. Scriboni. Connectors syntesis for deadlock-free component based architectures. 16th ASE, Coronado Island, California, November 2001.
9. P. Inverardi and M. Tivoli. Automatic synthesis of deadlock free connectors for com/dcom applications. In ACM Proceedings of the joint 8th ESEC and 9th FSE, ACM Press, Vienna, Sep 2001.
10. P. Inverardi and M. Tivoli. Deadlock-free software architectures for com/dcom applications. to appear on Elsevier Journal of Systems and Software Special Issue on Component-based Software Engineering, Nov. 2001.
11. P. Inverardi and M. Tivoli. Connectors synthesis for failures-free component based architectures. Technical Report, University of L'Aquila, Department of Computer Science, http://www.di.univaq.it/tivoli/ffsynthesis.ps, ITALY, August 2002.
12. P. Inverardi and S. Uchitel. Proving deadlock freedom in component-based programming. Proceed. FASE 2001, LNCS 2029 pp. 60-75, April 2001.
13. N. Kaveh and W. Emmerich. Deadlock detection in distributed object system. 8th FSE/ESEC, Vienna, September 2001.
14. D. Mark, R. Vigder, and J. Dean. An architectural approach to building systems from cots software components. National Research Council Report Number 40221.
15. N. Medvidovic, P. Oreizy, and R. N. Taylor. Reuse of off-the-shelf components in c2-style architectures. In In Proceedings of the 1997 Symposium on Software Reusability and Proceedings of the 1997 International Conference on Software Engineering, May 1997.
16. R. Milner. Communication and Concurrency. Prentice Hall, New York, 1989.
17. R. D. Nicola and F. Vaandrager. Three logics for branching bisimulation. Journal of the ACM, 42(2):458-487, 1995.
18. C. Szyperski. Component Software. Beyond Object Oriented Programming. Addison Wesley, Harlow, England, 1998.
19. A. S. Tanenbaum. Modern Operating Systems. Prentice Hall Inc., 1992.
20. S. Uchitel and J. Kramer. A workbench for synthesising behaviour models from scenarios. In in proceeding of the 23rd IEEE International Conference on Software Engineering (ICSE'01), Toronto, Canada. May 2001.
21. S. Uchitel, J. Kramer, and J. Magee. Detecting implied scenarios in message sequence chart specifications. In ACM Proceedings of the joint 8th ESEC and 9th FSE, ACM Press, Vienna, Sep 2001.
22. S. Uchitel, J. Kramer, and J. Magee. From sequence diagrams to behaviour models. In In WTUML: Workshop on Transformations in UML. Satellite event of the European Joint Conferences on Theory and and Practice of Software (ETAPS'01), Genova, Italy. April 2001.