Bounding the execution times of DMA I/O tasks on hard-real-time embedded systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2968, Issue , 2004, Pages 499-512

  Huang, Tai Yi ^a   Chou, Chih Chieh ^a   Chen, Po Yuan ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

DISTRIBUTED COMPUTER SYSTEMS; DYNAMIC PROGRAMMING; PROGRAM PROCESSORS; REAL TIME SYSTEMS;

COMPUTATIONAL COSTS; CYCLE-STEALING; DYNAMIC PROGRAMMING TECHNIQUES; EMBEDDED CONTROLLERS; EXHAUSTIVE SIMULATION; HARD REAL-TIME EMBEDDED SYSTEMS; SINGLE PROCESSOR SYSTEMS; WORST-CASE EXECUTION TIME;

EMBEDDED SYSTEMS;

EID: 35048900593     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-24686-2_31     Document Type: Article

References (15)

1. MC68030 Enhanced 32-bit Microprocessor: User's Manual. Motorola, 1987.
2. Jakob Engblom and Andreas Errnedah. Modeling complex flows for worst-case execution time analysis. In Proceedings of the 21th Real-Time System Symposium, pages 163-174, November 2000.
3. C. Healy, R. Arnold, F. Muller, D. Whalley, and M. Harmon. Bounding pipeline and instruction cache performance. IEEE Transactions on Computers, 48(1):5370, January 1999.
4. Tai-Yi Huang and Jane W.-S. Liu. Predicting the worst-case execution time of the concurrent execution of instructions and cycle-stealing DMA I/O operations. ACM SIGPLAN Notices, 30(11), November 1995.
5. Kevin Jeffay, Donald F. Stanat, and Charles U. Martel. On non-preemptive scheduling of periodic and sporadic tasks. In Proceedings of the 12th Real-Time System Symposium, pages 129-139, 1991.
6. Sung-Kwan Kim, Rhan Ha, and Sang Lyul Min. Analysis of the impacts of overestimation sources on the accuracy of worst case timing analysis. In Proceedings of the 20th Real-Time System Symposium, pages 22-31, December 1999.
7. Mark H. Klein and Thomas Ralya. An anlysis of input/output paradigms for realtime systems. Technical Report CMU/SEI-90-TR-19, CMU Software Engineering Institute, July 1990.
8. Yan-Tsun Steve Li and Sharad Malik. Performance analysis of embedded software using implicit path enumeration. In Proceedings of the 32nd ACM/IEEE Design Automation Conference, pages 456-561, June 1995.
9. Sung-Soo Lim, Jung Hee Han, Jihong Kim, and Sang Lyul Min. A worst case timing analysis technique for multiple-issue machines. In Proceedings of the 19th Real-Time System Symposium, pages 334-345, December 1998.
10. C. L. Liu and J. Layland. Scheduling algorithms for multiprogramming in a hard real-time environment. Journal of the ACM, 10(1):46-61, 1973.
11. Frank Muller, David Whalley, and Marison Harmon. Predicting instruction cache behavior. In ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Real-Time Systems, June 1994.
12. Chang-Yun Park and Alan C. Shaw. Experiments with a program timing tool based on source-level timing schema. IEEE Computer, pages 48-57, May 1991.
13. Lui Sha, Ragunathan Rajkumar, and John P. Lehoczky. Priority inheritance protocols: An approach to real-time synchronization. IEEE Transactions on Computers, 39(9):1175-1185, 1990.
14. Henrik Theiling and Christian Ferdinand. Combining abstract interpretation and ILP for microarchitecture modelling and program path analysis. In Proceedings of the 19th Real-Time System Symposium, pages 144-153, December 1998.
15. A. Vrchoticky and P. Puschner. On the feasibiity of response time predictionsan experimental evaluation. Technical Report 2/91, Institute fur Technische Informatik Technische Universitat Wien, March 1991.