Dynamic prefetching in the virtual memory window of portable reconfigurable coprocessors

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3203, Issue , 2004, Pages 596-605

  Vuletić, Miljan ^a   Pozzi, Laura ^a   Ienne, Paolo ^a  

^a EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; COMPUTER OPERATING SYSTEMS; HARDWARE; MICROPROCESSOR CHIPS; RECONFIGURABLE HARDWARE; STRUCTURAL DESIGN; SYSTEM-ON-CHIP;

APPLICATION PROGRAMMERS; COMMUNICATION LATENCY; LINUX- OPERATING SYSTEM; MEMORY ACCESS PATTERNS; RECONFIGURABLE COPROCESSORS; RECONFIGURABLE RESOURCES; RECONFIGURABLE SYSTEMS; VIRTUAL MEMORY WINDOWS;

COMPUTER HARDWARE;

EID: 35048888946     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-30117-2_61     Document Type: Article

References (14)

1. Altera Corporation. Altera Excalibur Devices, 2003. http://www.altera.com/.
2. K. Bala, M. F. Kaashoek, and W. E. Weihl. Software prefetching and caching for translation lookaside buffers. In In the Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI, 1994), pages 243-53, Monterey, Calif., Nov. 1994. USENIX Assoc.
3. E. Caspi, M. Chu, R. Huang, J. Yeh, A. DeHon, and J. Wawrzynek. Stream computations organized for reconfigurable execution (SCORE): Introduction and tutorial. In Proceedings of the 10th International on Field-Programmable Logic and Applications, pages 605-14, Villach, Austria, Aug. 2000.
4. M. Dales. Managing a reconfigurable processor in a general purpose workstation environment. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pages 10980-85, Munich, Mar. 2003.
5. N. P. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 364-73, Seattle, Wash., May 1990.
6. H. Lange and A. Koch. Memory access schemes for configurable processors. In Proceedings of the 10th International on Field-Programmable Logic and Applications, pages 615-25, Villach, Austria, Aug. 2000.
7. V. Nollet, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins. Designing an operating system for a heterogeneous reconfigurable SoC. In Reconfigurable Architectures Workshop (RAW), Proceedings of the International Parallel and Distributed Processing Symposium, Nice, Apr. 2003.
8. S. Palacharla and R. E. Kessler. Evaluating stream buffers as a secondary cache replacement. In Proceedings of the 21st Annual International Symposium on Computer Architecture, pages 24-33, Chicago, III., Apr. 1994.
9. A. Roth, A. Moshovos, and G. S. Sohi. Dependence based prefetching for linked data structures. In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 115-26, San Jose, Calif., Oct. 1998.
10. A. Saulsbury, F. Dahlgren, and P. Stenström. Recency-based TLB preloading. In Proceedings of the 27th annual international symposium on Computer architecture, pages 117-27, Vancouver, British Columbia, Canada, June 2000.
11. Y. Solihin, J. Lee, and J. Torrellas. Using a user-level memory thread for correlation prefetching. In Proceedings of the 29th Annual International Symposium on Computer Architecture, pages 171-82, Anchorage, Ala., May 2002.
12. M. Vuletić, L. Pozzi, and P. Ienne. Virtual memory window for application-specific reconfigurable coprocessors. In Proceedings of the 41st Design Automation Conference, pages 948-53, San Diego, Calif., June 2004.
13. M. Vuletić, L. Pozzi, and P. Ienne. Virtual memory window for portable reconfigurable cryptography coprocessor. In Proceedings of the 12th IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, Calif., Apr. 2004.
14. H. Walder and M. Platzner. Online scheduling for block-partitioned reconfigurable devices. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pages 290-95, Munich, Mar. 2003. J. Becker, M. Platzner, S. Vernalde (Eds.): FPL 2004, LNCS 3203, pp. 606-616, 2004.