-
1
-
-
84862468357
-
Oceans - Optimising compilers for embedded applications
-
Aug.
-
M. Barreteau, F. Bodin, Z. Chamski, H.-P. Charles, G. Eisenbeis, J. R. Gurd, J. Hoogerbrugge, P. Hu, W. Jalby, T. Kisuki, P. M. W. Knijnenburg, P. van der Mark, A. Nisbet, M. P. P. O'Boyle, E. Rohou, A. Seznec, E. Stöhr, M. Treffers, and H. A. G. Wijshoff. Oceans - optimising compilers for embedded applications. In Euro-Par'99, pages 1171-1775, Aug. 1999.
-
(1999)
Euro-Par'99
, pp. 1171-1775
-
-
Barreteau, M.1
Bodin, F.2
Chamski, Z.3
Charles, H.-P.4
Eisenbeis, G.5
Gurd, J.R.6
Hoogerbrugge, J.7
Hu, P.8
Jalby, W.9
Kisuki, T.10
Knijnenburg, P.M.W.11
Van Der Mark, P.12
Nisbet, A.13
O'Boyle, M.P.P.14
Rohou, E.15
Seznec, A.16
Stöhr, E.17
Treffers, M.18
Wijshoff, H.A.G.19
-
4
-
-
10444255848
-
Putting polyhedral loop transformations to work
-
LNCS, College Station, Texas, Oct.
-
C. Bastoul, A. Cohen, S. Girbal, S. Sharma, and O. Temam. Putting polyhedral loop transformations to work. In Workshop on Languages and Compilers for Parallel Computing (LCPC'03), LNCS, College Station, Texas, Oct. 2003.
-
(2003)
Workshop on Languages and Compilers for Parallel Computing (LCPC'03)
-
-
Bastoul, C.1
Cohen, A.2
Girbal, S.3
Sharma, S.4
Temam, O.5
-
5
-
-
0030382364
-
Parallel programming with Polaris
-
Dec.
-
W. Blume, R. Eigenmann, K. Faigin, J. Grout, J. Hoeflinger, D. Padua, P. Petersen, W. Pottenger, L. Rauchwerger, P. Tu, and S. Weatherford. Parallel programming with Polaris. IEEE Computer, 29(12):78-82, Dec. 1996.
-
(1996)
IEEE Computer
, vol.29
, Issue.12
, pp. 78-82
-
-
Blume, W.1
Eigenmann, R.2
Faigin, K.3
Grout, J.4
Hoeflinger, J.5
Padua, D.6
Petersen, P.7
Pottenger, W.8
Rauchwerger, L.9
Tu, P.10
Weatherford, S.11
-
6
-
-
8344240092
-
Facilitating the exploration of compositions of program transformations
-
INRIA Futurs, France, Feb.
-
A. Cohen, S. Girbal, and O. Temam. Facilitating the exploration of compositions of program transformations. Research report 5114, INRIA Futurs, France, Feb. 2004.
-
(2004)
Research Report
, vol.5114
-
-
Cohen, A.1
Girbal, S.2
Temam, O.3
-
7
-
-
0027543561
-
The ParaScope parallel programming environment
-
K. D. Cooper, M. W. Hall, R. T. Hood, K. Kennedy, K. S. McKinley, J. M. MellorCrummey, L. Torczon, and S. K. Warren. The ParaScope parallel programming environment. Proceedings of the IEEE, 81(2):244-263, 1993.
-
(1993)
Proceedings of the IEEE
, vol.81
, Issue.2
, pp. 244-263
-
-
Cooper, K.D.1
Hall, M.W.2
Hood, R.T.3
Kennedy, K.4
McKinley, K.S.5
Mellorcrummey, J.M.6
Torczon, L.7
Warren, S.K.8
-
10
-
-
0001448065
-
Some efficient solutions to the affine scheduling problem, part II, multidimensional time
-
Dec.
-
P. Feautrier. Some efficient solutions to the affine scheduling problem, part II, multidimensional time. Int. J. of Parallel Programming, 21(6):389-420, Dec. 1992.
-
(1992)
Int. J. of Parallel Programming
, vol.21
, Issue.6
, pp. 389-420
-
-
Feautrier, P.1
-
11
-
-
84888780351
-
Part I, one dimensional time
-
See also Part I, one dimensional time, Int. J. of Parallel Programming 21(5):315-348.
-
Int. J. of Parallel Programming
, vol.21
, Issue.5
, pp. 315-348
-
-
-
12
-
-
85087225132
-
Evaluating iterative compilation
-
th Workshop on Languages and Compilers for Parallel Computing, Washington DC, July Springer-Verlag
-
th Workshop on Languages and Compilers for Parallel Computing, LNCS, Washington DC, July 2002. Springer-Verlag.
-
(2002)
LNCS
-
-
Fursin, G.1
O'Boyle, M.2
Knijnenburg, P.3
-
13
-
-
33746610672
-
Hardware design methodology with the Alpha language
-
Lyon, France, Sept.
-
A.-C. Guillou, F. Quilleré P. Quinton, S. Rajopadhye, and T. Risset. Hardware design methodology with the Alpha language. In FDL'01, Lyon, France, Sept. 2001.
-
(2001)
FDL'01
-
-
Guillou, A.-C.1
Quilleré, F.2
Quinton, P.3
Rajopadhye, S.4
Risset, T.5
-
14
-
-
0030380793
-
Maximizing multiprocessor performance with the SUIF compiler
-
Dec.
-
M. Hall et al. Maximizing multiprocessor performance with the SUIF compiler. IEEE Computer, 29(12):84-89, Dec. 1996.
-
(1996)
IEEE Computer
, vol.29
, Issue.12
, pp. 84-89
-
-
Hall, M.1
-
15
-
-
85040171708
-
Semantical interprocedural parallelization: An overview of the pips project
-
Cologne, Germany, June
-
F. Irigoin, P. Jouvelot, and R. Triolet. Semantical interprocedural parallelization: An overview of the pips project. In ACM Int. Conf. on Supercomputing (ICS'2), Cologne, Germany, June 1991.
-
(1991)
ACM Int. Conf. on Supercomputing (ICS'2)
-
-
Irigoin, F.1
Jouvelot, P.2
Triolet, R.3
-
16
-
-
0346233049
-
Optimization within a unified transformation framework
-
University of Maryland
-
W. Kelly. Optimization within a unified transformation framework. Technical Report CS-TR-3725, University of Maryland, 1996.
-
(1996)
Technical Report
, vol.CS-TR-3725
-
-
Kelly, W.1
-
21
-
-
0031381304
-
Parameterized polyhedra and their vertices
-
Dec.
-
V. Loechner and D. Wilde. Parameterized polyhedra and their vertices. Int. J. of Parallel Programming, 25(6), Dec. 1997. http://icps.u-strasbg.fr/ PolyLib.
-
(1997)
Int. J. of Parallel Programming
, vol.25
, Issue.6
-
-
Loechner, V.1
Wilde, D.2
-
23
-
-
85117254435
-
On increasing architecture awareness in program optimizations to bridge the gap between peak and sustained processor performance? matrix-multiply revisited
-
Baltimore, Maryland, Nov.
-
D. Parello, O. Temam, and J.-M. Verdun. On increasing architecture awareness in program optimizations to bridge the gap between peak and sustained processor performance? matrix-multiply revisited. In SuperComputing'02, Baltimore, Maryland, Nov. 2002.
-
(2002)
SuperComputing'02
-
-
Parello, D.1
Temam, O.2
Verdun, J.-M.3
-
24
-
-
0034299275
-
Generation of efficient nested loops from polyhedra
-
Oct.
-
F. Quilleré, S. Rajopadhye, and D. Wilde. Generation of efficient nested loops from polyhedra. Intl. J. of Parallel Programming, 28(5):469-498, Oct. 2000.
-
(2000)
Intl. J. of Parallel Programming
, vol.28
, Issue.5
, pp. 469-498
-
-
Quilleré, F.1
Rajopadhye, S.2
Wilde, D.3
-
25
-
-
84862441300
-
High-level synthesis of nonprogrammable hardware accelerators
-
Hewlett-Packard, May
-
R. Schreiber, S. Aditya, B. Rau, V. Kathail, S. Mahlke, S. Abraham, and G. Snider. High-level synthesis of nonprogrammable hardware accelerators. Technical report, Hewlett-Packard, May 2000.
-
(2000)
Technical Report
-
-
Schreiber, R.1
Aditya, S.2
Rau, B.3
Kathail, V.4
Mahlke, S.5
Abraham, S.6
Snider, G.7
|