Hybrid stochastic and neural network approach for efficient FPGA implementation of a field-oriented induction motor drive controller

Conference Record - IAS Annual Meeting (IEEE Industry Applications Society)

Volumn 4, Issue , 2006, Pages 1752-1759

  Zhang, Da ^a   Li, Hui ^a  

^a FLORIDA STATE UNIVERSITY   (United States)

Author keywords

FPGA; Induction motor drive; Neural network algorithms; Stochastic theory

Indexed keywords

ELECTRIC DRIVES; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INDUCTION MOTORS; PARALLEL ALGORITHMS; RANDOM PROCESSES; SPEED CONTROL;

COMPUTATION ELEMENTS; INDUCTION MOTOR DRIVE CONTROLLERS; STOCHASTIC THEORY;

NEURAL NETWORKS;

EID: 34948824340     PISSN: 01972618     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IAS.2006.256772     Document Type: Conference Paper

References (22)

1. M, G, Simoes, B. K. Bose, "Neural network based estimation of feedback signals for a vector controlled induction motor drive." IEEE Transactions on Industry Applications, vol.31, no.3, May/June 1995, pp. 620-629.
2. G. Kaplan, "Industrial electronics Technology 2000 analysis and forecast," IEEE Spectrum, vol.37, no.1, Jan. 2000 pp. 104-109
3. M.M Morcos, A. Lakshmikanth, "DSP-based solutions for AC motor drives," IEEE Power engineering Review, vol 19, no. 9, Sep 1999 pp. 57-59.
4. F.J. Lin, K. K, Shyu, R. J. Wai, "DSP-based minmax speed sensorless induction motor drive with sliding mode model-following speed controller," Proceeding of IEE Electric Power Applications, vol. 146, no. 5, Sept. 1999, no. 471-478.
5. J. Hu, B.R. Duggal, D.M. Vilathgamuwa, J.X. Shen, "A DSP based field oriented induction motor control system with fuzzy logic scheme, " IEEE Electric Machines and Drives International Conference 1999, pp. 637-639.
6. M.R. Zolghadri, J. Guiraud, J. Davoine, D. Roye, "A DSP based direct torque controller for permanent magnet synchronous motor drives," IEEE Power Electronics Specialist Conference. 1998, pp. 2055-2061.
7. Chen Liyong, J.C. Balda, K,J, Olejniczak, "Implementation of a high-performance induction motor drive using a three-phase inverter module, a PWM ASIC and a DSP," IEEE Applied Power Electronics Conference, March 1995 pp. 217-223.
8. L. Charaabi, E. Monmasson and I. Slama-Belkhodja, "Presentation of an efficient design methodology for FPGA implementation of control systems: Application To the design of an antiwindup PI controller," Proceeding of IEEE Industry Electronics Conference. 2002, vol. 3, pp.1942-1947.
9. S. Jayasoma, S. J. Dodds, R. Perryman, "An FPGA implemented PMSM servo drive: practical issues," Universities Power Engineering Conference, 2004, pp. 499-503.
10. Zhaoyong Zhou, Tiecai Li, T. Takahashi, E., Ho, "FPGA realization of a high-performance servo controller for PMSM," IEEE Applied Power Electronics Conference, 2004, vol. 3, pp. 1604-1609
11. Toshio Takahashi, "FPGA Based High Performance AC Servo Motor Drive- Accelerator™," International Rectifier, http://www.irf.com.
12. Ying-Yu Tzou, Tien-Sung Kuo, "Design and implementation of all FPGA-based motor control IC for permanent magnet AC servo motors, " Proceeding of IEEE Industry Electronics Conference, Nov. 1997, pp. 943-947.
13. N.M. Botros, M. Abdul-Aziz, "Hardware implementation of an artificial neural network using field programmable gate arrays (FPGA's)," IEEE Transactions on Industrial Electronics, vol. 41, no. 6, Dec. 1994, pp. 665-667.
14. S. McBader, P. Lee, A. Sartori, "The impact of modern FPGA architectures on neural hardware: a case study of the TOTEM neural processor," IEEE International Joint Conference on Neural Networks, vol. 4, July 2004, pp. 3149-3154.
15. W. Qianyi, H. Nomura, "FPGA implementation of multi-valued "and/or"-neural network," Proceedings of Neural networks and Signal Processing International Conference, vol. 1, Dec. 2003, pp. 349-352.
16. B.R. Gaines, "Stochastic Computing Systems," Advances in Information Systems Science, J.F. Tou, ed., vol. 2, chapter 2, pp. 37-172, New York: Plenum, 1969.
17. M. Van Daalen, P. Jeavons, J. Shawe-Taylor, "A stochastic neural architecture that exploits dynamically reconfigurable FPGAs," IEEE Workshop on FPGAs for Custom Computing, Napa Ca, 1993. pp. 202-211.
18. S.L. Bade and B.L. Hutchings, "FPGA-based Stochastic Neural Networks- Implementation", IEEE Workshop on FPGAs for Custom Computing Machines, Napa Ca, 1995
19. C.L. Janer, J.M. Quero, J.G. Ortega, and L.G. Franquelo, "Fully Parallel Stochastic Computation Architecture", IEEE Transactions on Signal Processing, vol. 44, no. 8, Aug. 1996, pp. 2110-2117.
20. S. J. Min, E. W. Lee, S. I. Chae, "A study on the stochastic computation using the ratio of one pulses and zero pulses," Proceeding of IEEE International Symposium on Circuits and Systems, 1994, pp.471-474.
21. A. Dinu, M.N. Cirstea, M. McCormick, "Stochastic implementation of motor controllers," Proc. ISIE, 2002, vol.2, pp. 639-644.
22. B. D. Brown, H. C. Card, "Stochastic neural computation I: Computational elements," IEEE Transactions on. Computers, vol. 50, 2001, pp 891-905.