Retrospective: Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors

Proceedings - International Symposium on Computer Architecture

Volumn 1998-June, Issue , 1998, Pages 67-70

  Gharachorloo, Kourosh ^a  

^a HEWLETT PACKARD COMPANY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 34748893663     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/285930.285957     Document Type: Conference Paper

References (12)

1. S. V. Adve. Designing Memory Consistency Models for Shared-Memo y Multiprocessors. PhD thesis, Computer Sciences Department, University of Wisconsin-Madison, December 1993. Available as Technical Report #1198.
2. S. V. Adve and K. Gharachorloo. Shared memory consistency models: A tutorial. IEEE Computer, 29(12):66-76, December 1996. Extended version available as Western Research Laboratory Research Report 95/7.
3. L. A. Barroso, K. Gharachorloo, and E. D. Bugnion. Memory system characterization of commercial workloads. In Proceedings of the 25th International Symposium on Computer Architecture, June 1998.
4. S. Dwarkadas, I? Keleher, A. Cox, and W. Zwaenepoel. Evaluation of release consistent software distributed shared memory on emerging network technology. In Proceedings of the 20th Annual international Symposium on Computer Architecture, pages 144-155, May 1993.
5. K. Gharachorloo. Memory Consistency Models for Shared-Memo y Multiprocessors. PhD thesis, Stanford University, December 1995. Also available as Western Research Laboratory Research Report 95/v.
6. K. Gharachorloo, A. Gupta, and J. Hennessy. Performance evaluation of memory consistency models for shared-memory multiprocessors. In Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 245-257, April 1991.
7. K. Gharachorloo, A. Gupta, and J. Hennessy. Two techniques to enhance the performance of memory consistency models. In Proceedings of the 2991 International Conference on Parallel Processing, pages 1:355-364, August 1991.
8. K. Gharachorloo, A. Gupta, and J. Hennessy. Hiding memory latency using dynamic scheduling in shared-memory multiprocessors. In Proceeding of the 29th Annual International Symposium on Computer Architecture, pages 22-33, May 1992.
9. K. Gharachorloo, A. Gupta, and J. Hennessy. Revision to "Memory consistency and event ordering ' scalable shared-memory multiprocessoz". Technical Report CSL-TR-93-568, Stanford University, April 1993.
10. A. Krisbnamurthy and K. Yelick. Optimizing parallel programs with explicit synchronization. In Conference on Program Language Design and Implementation, pages 196-204, June 1995.
11. V. S. Pai, l? Ranganathan, S. V. Adve, and T. Harton. An evaluation of memory consistency models for shared-memory systems with ILP processors. In Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 12-23, October 1996.
12. D. J. Scales and K. Gharachorloo. Towards transparent and efficient software distributed shared memory. In Proceedings of the 16th ACM Symposium on Operating Systems Principles, Oct. 1997.