Novel configurable architecture of ML-decomposed binary arithmetic encoder for multimedia applications

2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers

Volumn , Issue , 2007, Pages

  Chen, Yu Jen ^a   Tsai, Chen Han ^a   Chen, Liang Gee ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY CODES; COMPUTER ARCHITECTURE; DIGITAL ARITHMETIC; MULTIMEDIA SYSTEMS;

ARITHMETIC CODING; BINARY ARITHMETIC ENCODER; LPS ENCODER; MPS ENCODER;

IMAGE CODING;

EID: 34648822596     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VDAT.2007.373238     Document Type: Conference Paper

References (8)

1. Y.-W. Chang, H.-C. Fang, and L.-G. Chen, "High performance two-symbol arithmetic encoder in jpeg 2000," in Proc. of ISCE, 2004.
2. R.-R. Osorio and J.-D. Bruguera, "Arithmetic coding architecture for h.264/avc cabac compression system," in Proc. of DSD, 2004.
3. M. Dyer, D. Taubman, and S. Nooshabadi, "Improved throughput arithmetic coder for jpeg2000," in Proc. of ICIP, 2004.
4. G. Pastuszak, "A high-performance architecture of arithmetic coder in jpeg2000," in Proc. of ICME, 2004.
5. C.-H. Tsai, Y.-J. Chen, and L.-G. Chen, "Analysis and architecture design for multi-symbol arithmetic encoder in h.264/avc," in Proc. of ISOCC, 2005.
6. O. Flordal, D. Wu, and D. Liu, "Accelerating cabac encoding for multi-standard media with configurability," in Proc. of IPDPS, 2006.
7. H. Shojania and S. Sudharsanan, "A high performance cabac encoder," in Proc. of NEWCAS, 2005.
8. J.-L. Nunez-Yanez, V.-A. Chouliaras, D. Alfonso, and F.-S. Rovati, "Hardware assisted rate distortion optimization with embedded cabac accelerator for the h.264 advanced video codec," in IEEE Trans. on Consumer Electronics, 2006.