Dynamically swappable hardware design in partially reconfigurable systems

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 2742-2745

  Huang, Chun Hsian ^a   Shih, Kai Jung ^a   Lin, Chao Sheng ^a   Chang, Shih Shiue ^a   Hsiungt, Pao Ann ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER AIDED DESIGN; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; FORMAL LOGIC; INTERFACES (COMPUTER);

DYNAMIC SWAPPING; LOGIC RESOURCES; RECONFIGURABLE LOGIC; RECONFIGURABLE SYSTEMS;

DIGITAL INTEGRATED CIRCUITS;

EID: 34548857660     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.378620     Document Type: Conference Paper

References (7)

1. R. Gamma, R. Helm, R. Johnson, and J. Vissides. Design Patterns: Elements of Reusable Object-Oriented Software. Addison-Wesley Professional Computing Series, 1994.
2. H. Kalte and M. Porrmann. Context saving and restoring for multitasking in reconfigurable systems. In Proc. of the International Conference on Field Programmable Logic and Applications (FPL), pages 223-228, August 2005.
3. J.-Y. Mignolet, V. Nollet, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins. Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip. In Proc. of the Design Automation and Test in Europe (DATE), pages 986-991, March 2003.
4. H. Simmler, L. Levinson, and R. Männer. Multitasking on FPGA coprocessors. In Proc. of the 10th International Workshop on Field Programmable Gate Arrays (FPL), pages 121-130, 2000.
5. C. Steiger, H. Walderand, and M. Platzners. Operating systems for reconfigurable embedded platforms: Online scheduling of real-time tasks. IEEE Transactions on Computers, 53(11):1392-1407, November 2004.
6. M. Ullmann, M. Hübner, B. Grimm, and J. Becker. An FPGA run-time system for dynamical on-demand reconfiguration. In Proc. of the 11th Reconfigurable Architectures Workshop (RAW), page 135, 2004.
7. Xilinx. XAPP290 - two flows for partial reconfiguration module-based or difference-based.