메뉴 건너뛰기




Volumn , Issue , 2007, Pages 2220-2223

Low-voltage Wilson current mirrors in CMOS

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC CURRENTS; ELECTRIC IMPEDANCE; ELECTRIC POTENTIAL; MIRRORS;

EID: 34548831112     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.378723     Document Type: Conference Paper
Times cited : (29)

References (8)
  • 1
    • 3943094121 scopus 로고
    • Bipolar Current Mirrors
    • C. Toumazou, F. J. Lidgey, and D. G. Haigh, Eds. London: Peter Peregrinus Ltd, ch. 6, pp
    • B. Gilbert, "Bipolar Current Mirrors," in Analogue IC Design: The Current-Mode Approach, C. Toumazou, F. J. Lidgey, and D. G. Haigh, Eds. London: Peter Peregrinus Ltd., 1990, ch. 6, pp. 239-296.
    • (1990) Analogue IC Design: The Current-Mode Approach , pp. 239-296
    • Gilbert, B.1
  • 2
    • 34548838130 scopus 로고    scopus 로고
    • private communication
    • _, June 2002, private communication.
    • (2002)
    • Gilbert, B.1    June2
  • 3
    • 0006941548 scopus 로고
    • A Monolithic Junction FET-n-p-n Operational Amplifier
    • G. R. Wilson, "A Monolithic Junction FET-n-p-n Operational Amplifier," IEEE Journal of Solid-State Circuits, vol. SC-3, no. 4, pp. 341-348, 1968.
    • (1968) IEEE Journal of Solid-State Circuits , vol.SC-3 , Issue.4 , pp. 341-348
    • Wilson, G.R.1
  • 4
    • 0013027983 scopus 로고    scopus 로고
    • B. L. Hart and R. W. J. Barker, D. C. Matching Errors in the Wilson Current Source, Electronics Letters, 12, no. 15, pp. 389-390, 1976.
    • B. L. Hart and R. W. J. Barker, "D. C. Matching Errors in the Wilson Current Source," Electronics Letters, vol. 12, no. 15, pp. 389-390, 1976.
  • 5
    • 34548842045 scopus 로고    scopus 로고
    • E. A. Vittoz, Low-Power/Low-Voltage Circuit Design, in Practical Aspects of Analog and Mixed-Mode IC Design, 1, Portland, Oregon, June 15-19, 1998, pp. LP-1-LP-42.
    • E. A. Vittoz, "Low-Power/Low-Voltage Circuit Design," in Practical Aspects of Analog and Mixed-Mode IC Design, vol. 1, Portland, Oregon, June 15-19, 1998, pp. LP-1-LP-42.
  • 6
    • 0015025121 scopus 로고
    • MOS Models and Circuit Simulation
    • J. E. Meyer, "MOS Models and Circuit Simulation," RCA Review, vol. 32, no. 1, pp. 42-63, 1971.
    • (1971) RCA Review , vol.32 , Issue.1 , pp. 42-63
    • Meyer, J.E.1
  • 7
    • 0036292942 scopus 로고    scopus 로고
    • A Low-Voltage MOS Cascode Bias Circuit for All Current Levels
    • Phoenix, AZ, May
    • B. A. Minch, "A Low-Voltage MOS Cascode Bias Circuit for All Current Levels," in Proc. ISCAS'02, vol. 3, Phoenix, AZ, May 2002, pp. 619-622.
    • (2002) Proc. ISCAS'02 , vol.3 , pp. 619-622
    • Minch, B.A.1
  • 8
    • 0036976821 scopus 로고    scopus 로고
    • A Low-Voltage MOS Cascode Current Mirror for All Current Levels
    • Tulsa, OK, August
    • _, "A Low-Voltage MOS Cascode Current Mirror for All Current Levels," in Proc. 45th MWSCAS, vol. 2, Tulsa, OK, August 2002, pp. 53-56.
    • (2002) Proc. 45th MWSCAS , vol.2 , pp. 53-56
    • Minch, B.A.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.