Multi-core model checking with Spin

Proceedings - 21st International Parallel and Distributed Processing Symposium, IPDPS 2007; Abstracts and CD-ROM

Volumn , Issue , 2007, Pages

  Holzmann, Gerard J ^a   Bošnački, Dragan ^b  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^b EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

Distributed algorithms; Linear temporal logic; Liveness; Logic model checking; Multi core; Safety; Shared memory; Verification

Indexed keywords

C (PROGRAMMING LANGUAGE); EMBEDDED SYSTEMS; MATHEMATICAL MODELS; OPTIMIZATION; PARALLEL ALGORITHMS;

LINEAR TEMPORAL LOGIC; LIVENESS; LOGIC MODEL CHECKING; SHARED MEMORY; SHARED-MEMORY SYSTEMS;

MODEL CHECKING;

EID: 34548810177     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2007.370410     Document Type: Conference Paper

References (23)

1. J. Barnat, L. Brim, J. Stribraná. Distributed LTL model-checking in SPIN. Proc. 8th SPIN Workshop on Model Checking of Software, LNCS 2057, May 2001.
2. G. Behrmann, T. Hune, F. Vaandrager, Distributing timed model checking-How the search order matters, Proc. CA V 2000, LNCS 1855, PP. 216-231.
3. D. Bosnacki, G.J. Holzmann, Improving SPIN's Partial-Order Reduction for Breadth-First Search, Proc. 12th SPIN Workshop, LNCS 3639, pp.91-105, 2005.
4. L.Brim, I.Cema, P. Moravec, J. Simsa, Distributed partial order reduction of state spaces, Electronic Notes in Theoretical Computer Science, 128 (2005), pp. 63-74.
5. L. Brim, I. Cerna, P. Moravec, J. Simsa, How to order vertices for distributed LTL model-checking. Electronic Notes in Theoretical Computer Science, Vol. 135, pp. 3-18, 2006.
6. I. Cerna, R. Pelanek. Distributed explicit fair cycle detection. Proc. SPIN workshop, LNCS 2648, pp. 49-73, 2003.
7. C. Courcoubetis, M.Y. Vardi, P. Wolper, M. Yannakakis. Memory Efficient Algorithms for the Verification of Temporal Properties. Proc. CAV, 1990, pp. 233-242.
8. E. W. Dijkstra. Shmuel Safra's version of termination detection, EWD998.
9. th SPIN Workshop on Model Checking of Software, pp. 1-18, LNCS 3925, 2006.
10. G.J. Holzmann, P. Godefroid, and D. Pirottin, Coverage preserving reduction strategies for reachability analysis. Proc. 12th Conf on Protocol Specification Testing and Verification, Orlando, FL., 1992.
11. G.J. Holzmann and D. Peled, An Improvement in Formal Verification, Proc. Conf. on Formal Description Techniques, 1994.
12. G.J. Holzmann, D. Peled, M. Yannakakis, On Nested Depth-First Search, The SPIN Verification System, AMS, 1996, pp. 23-32.
13. G.J. Holzmann, M.H. Smith, Automating software feature verification, Bell Labs Techn. Journal, Vol. 5, No. 2, pp. 72-87, 2000.
14. G.J. Holzmann, The SPIN Model Checker, Addison-Wesley, 2004.
15. G.J. Holzmann, R. Joshi, Model-driven software verification, Proc. 11th SPIN Workshop, Barcelona, 2004, LNCS 2989, pp. 77-92.
16. C.P. Inggs, H. Barringer, CTL* Model Checking on a Shared-Memory Architecture, Electronic Notes in Theoretical Computer Science, Vol. 128, 2005, pp. 107-123.
17. S. Jabbar, S. Edelkamp, Parallel External Directed Model Checker with Linear I/O, Proc. Conf. on Verification, Model Checking and Abstract Interpretation., LNCS 3855, 2006, pp. 237-251.
18. R. Kumar, E.G. Mercer, Load Balancing Parallel Explicit State Model Checking, Proc. 3rd Workshop on Parallel and Distributed Model Checking (PDMC), August 2004.
19. A.L. Lafuente. Simplified distributed LTL model checking by localizing cycles. Tech. Rep. 00176, Univ. Freiburg, Germany, 2002.
20. F. Lerda, R. Sisto, Distributed-memory model checking in SPIN, Proc. SPIN Workshop, LNCS 1680, 1999.
21. G.E. Moore, Cramming more components onto integrated circuits, Electronics, Vol. 38, pp. 114-117, 1965.
22. G.L. Peterson, Myths about the Mutual Exclusion Problem, Inf. Processing Letters, Vol. 12, No. 3, pp. 115-116, June 1981.
23. U. Stem, D. Dill. Parallelizing the Muro verifier. Proc. 9th Conf. on Computer Aided Verification (CAV'97), Haifa, Israel, June 1997, Springer-Verlag, LNCS 1254, pp 256-278.