Design automation of real-life asynchronous devices and systems

Foundations and Trends in Electronic Design Automation

Volumn 2, Issue 1, 2007, Pages 1-133

  Taubin, Alexander ^a   Cortadella, Jordi ^b   Lavagno, Luciano ^c   Kondratyev, Alex ^d   Peeters, Ad ^e  

^a BOSTON UNIVERSITY   (United States)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^c POLITECNICO DI TORINO   (Italy)

^d CADENCE DESIGN SYSTEMS   (United States)

^e Handshake Solutions ^*  (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

GATES (TRANSISTOR); INTEGRATED CIRCUIT LAYOUT; PIPELINE PROCESSING SYSTEMS; STATIC ANALYSIS;

ASYNCHRONOUS CIRCUITS; ASYNCHRONOUS DEVICES; DESIGN AUTOMATION; NULL CONVENTION LOGIC;

ELECTRONIC EQUIPMENT MANUFACTURE;

EID: 34548756682     PISSN: 15513939     EISSN: 15513947     Source Type: Journal    
DOI: 10.1561/1000000006     Document Type: Article

References (145)

1. A. Abrial, J. Bouvier, M. Renaudin, P. Senn, and P. Vivet, "A new contactless smart card IC using an on-chip antenna and an asynchronous microcontroller," IEEE Journal of Solid-State Circuits, vol. 36, no. 7, pp. 1101-1107, 2001.
2. Achronix Semiconductor, www.achronix.com, 2006.
3. A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula, "Statistical timing analysis using bounds," in Design, Automation and Test in Europe (DATE), pp. 10062-10067, 2003.
4. N. Andrikos, A Fully Automated Desynchronization Flow for Synchronous Circuits. PhD thesis, University of Crete, 2006.
5. M. Baleani, F. Gennari, Y. Jiang, Y. Patel, R. K. Brayton, and A. L. Sangiovanni-Vincentelli, "HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform," in Proceedings of the Tenth International Symposium on Hardware/Software Codesign, CODES 2002, pp. 151-156, Estes Park, Colorado, USA, May 6-8 2002.
6. A. Bardsley, Implementing Balsa Handshake Circuits. PhD thesis, Department of Computer Science, University of Manchester, 2000.
7. P. Beerel, J. Cortadella, and A. Kondratyev, "Bridging the gap between asynchronous design and designers (Tutorial)," in VLSI Design Conference, (Mumbai), 2004.
8. P. A. Beerel, M. Davies, A. Lines, and N.-H. Kim, "Slack matching asynchronous designs," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 184-194, March 2006.
9. L. Benini, E. Macii, and M. Poncino, "Telescopic units: Increasing the average throughput of pipelined designs by adaptive latency control," in Proc. ACM/IEEE Design Automation Conference, pp. 22-27, 1997.
10. Celoxica, Handel-C Language Reference Manual. Celoxica. 2003.
11. CeltlC signal integrity analysis, www.cadence.com/products.
12. T. Chelcea and S. M. Nowick, "Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems," in Proc. ACM/IEEE Design Automation Conference, June 2002.
13. D. Chinnery and K. Keutzer, Closing the Gap between ASIC & Custom. Tools and Techniques for Gigh-Performance ASIC Design. Kluwer Academic Publishers, 2002.
14. T.-A. Chu, C. K. C. Leung, and T. S. Wanuga, "A design methodology for concurrent VLSI systems," in Proc. International Conf. Computer Design (ICCD), pp. 407-410, IEEE Computer Society Press, 1985.
15. W. S. Coates, J. K. Lexau, I. W. Jones, S. M. Fairbanks, and I. E. Sutherland, "FLEETzero: An asynchronous switch fabric chip experiment," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 173-182, IEEE Computer Society Press, March 2001.
16. F. Commoner, A. W. Holt, S. Even, and A. Pnueli, "Marked directed graphs," Journal of Computer and System Sciences, vol. 5, pp. 511-523, 1971.
17. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, "Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers," IEICE Transactions on Information and Systems, vol. E80-D, no. 3, pp. 315-325, March 1997.
18. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, Logic Synthesis of Asynchronous Controllers and Interfaces. Springer-Verlag, 2002.
19. J. Cortadella, A. Kondratyev, L. Lavagno, K. Lwin, and C. Sotiriou, "From synchronous to asynchronous: An automatic approach," in Proc. Design, Automation and Test in Europe (DATE), pp. 1368-1369, February 2004.
20. J. Cortadella, A. Kondratyev, L. Lavagno, and C. Sotiriou, "Desynchronization: Synthesis of asynchronous circuits from synchronous specifications," IEEE Transactions on Computer-Aided Design, vol. 25, no. 10, pp. 1904-1921, October 2006.
21. M. de Wit and A. Peeters, "Haste language reference manual," Tech. Rep., 2006.
22. Designware, intellectual property: www.synopsys.com/products/designware/.
23. D. Edwards and A. Bardsley, "Balsa: An asynchronous hardware synthesis language," The Computer Journal, vol. 45, no. 1, pp. 12-18, 2002.
24. S. A. Edwards, "The challenges of hardware synthesis from c-like languages," in DATE '05: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 66-67, 2005.
25. D. Ernst, S. Das, S. Lee, D. Blaauw, T. Austin, T. Mudge, N. S. Kim, and K. Flautner, "Razor: Circuit-level correction of timing errors for low-power operation," IEEE Micro, November 2004.
26. K. M. Fant, Logically Determined Design: Clockless System Design with NULL Convention Logic. John Wiley Sz Sons, 2005.
27. K. M. Fant and S. A. Brandt, "NULL conventional logic: A complete and consistent logic for asynchronous digital circuit synthesis," in International Conference on Application-specific Systems, Architectures, and Processors, pp. 261-273, 1996.
28. M. Ferretti and P. A. Beerel, "Single-track asynchronous pipeline templates using 1-of-N encoding," in Proc. Design, Automation and Test in Europe (DATE), pp. 1008-1015, March 2002.
29. M. Ferretti, R., Ozdag, and P. Beerel, "High performance asynchronous ASIC back-end design flow using single-track full-buffer standard cells," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 95-105, IEEE Computer Society Press, April 2004.
30. FIPS PUB 197: advanced encryption standard, http://csrc.nist.gov/ publications/fips/fipsl97/fips-197.pdf.
31. First clockless processor for real-time chip designs - http://www.handshake solutions. com/News/.
32. R. M. Fuhrer and S. M. Nowick, Sequential Optimization of Asynchronous and Synchronous Finite-State Machines: Algorithms and Tools. Kluwer Academic Publishers, 2001.
33. R. M. Fuhrer, S. M. Nowick, M. Theobald, N. K. Jha, B. Lin, and L. Plana, "Minimalist: An environment for the synthesis, verification and testability of burst-mode asynchronous machines," Tech. Rep. TR CUCS-020-99, Columbia University, NY, July 1999.
34. Fulcrum microsystems www.fulcrummicro.com/.
35. S. B. Furber and P. Day, "Four-phase micropipeline latch control circuits," IEEE Transactions on VLSI Systems, vol. 4, no. 2, pp. 247-253, June 1996.
36. J. D. Garside, W. J. Bainbridge, A. Bardsley, D. A. Edwards, S. B. Furber, J. Liu, D. W. Lloyd, S. Mohammadi, J. S. Pepper, O. Petlin, S. Temple, and J. V. Woods, "AMULET3i -an asynchronous system-on-chip," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 162-175, IEEE Computer Society Press, April 2000.
37. R. Goering, "Simple designs aren't easy, speaker says," EE Times, http:// www.eetimes.com/showArticle.jhtml?articleID=184400784, no. 03/28/2006, 2006.
38. D. Harris, Skew-Tolerant Circuit Design. Morgan Kaufmann Publishers, 2001.
39. A. Hartstein and T. R. Puzak, "Optimum power/performance pipeline depth," in MICRO-36 International Symposium on Microarchitecture, 2003.
40. P. J. Hazewindus, Testing Delay-Insensitive Circuits. PhD thesis, California Institute of Technology, 1992.
41. J. L. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publisher Inc., 1990.
42. E. Hess, N. Janssen, B. Meyer, and T. Schutze, "Information leakage attacks against smart card implementations of cryptographic algorithms and countermeasures -a survey," in EUROSMART Security Conference, 2000.
43. C. A. R. Hoare, "Communicating sequential processes," Communications of the ACM, vol. 21, no. 8, pp. 666-677, August 1978.
44. C. A. R. Hoare, Communicating Sequential Processes. Prentice-Hall, 1985.
45. A. Hodjat, D. D. Hwang, B. Lai, K. Tiri, and I. Verbauwhede, "A 3.84 gbits/s AES crypto coprocessor with modes of operation in a, 0.18-um CMOS technology," in 15th ACM Great Lakes symposium on VLSI, (Chicago, Illinois, USA), pp. 60-63, 2005.
46. M. S. Hrishikesh, N. P. Jouppi, K. I. Farkas, D. Burger, S. W. Keckler, and P. Shivakumar, "The optimal depth per pipeline stage is 6 to 8 fo4 inverter delays," in 29th Int'l Symp. Computer Architecture., pp. 14-24, IEEE CS Press, 2002.
47. H. Hulgaard, S. M. Burns, and G. Borriello, "Testing asynchronous circuits: A survey," Integration, the VLSI Journal, vol. 19, no. 3, pp. 111-131, November 1995.
48. C. Jeong and S. M. Nowick, "Optimal technology mapping and cell merger for asynchronous threshold networks," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 128-137, March 2006.
49. J. Kahle, "The myth of the optimal fo4," in ACM/IEEE TAU Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, 2004.
50. N. Karaki, T. Nanmoto, H. Ebihara, S. Utsunomiya, S. Inoue, and T. Shimoda, "A flexible 8b asynchronous microprocessor based on low-temperature poly-silicon TFT technology," in International Solid State Circuits Conference., pp. 272-274, February 2005.
51. C. H. (Kees) van Berkel, M. B. Josephs, and S. M. Nowick, "Scanning the technology: Applications of asynchronous circuits," Proceedings of the IEEE, vol. 87, no. 2, pp. 223-233, February 1999.
52. C. Kelly, V. Ekanayake, and R. Manohar, "SNAP: A sensor-network asynchronous processor," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 24-33, IEEE Computer Society Press, May 2003.
53. J. Kessels and A. Peeters, "The Tangram framework: Asynchronous circuits for low power," in Proc. of Asia and South Pacific Design Automation Conference, pp. 255-260, February 2001.
54. J. Kessels, A. Peeters, T. Kramer, M. Feuser, and K. Ully, "Designing an asynchronous bus interface," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 108-117, IEEE Computer Society Press, March 2001.
55. R. Kol and R. Ginosar, "A doubly-latched asynchronous pipeline," in Proc. International Conf. Computer Design (ICCD), pp. 706-711, October 1996.
56. T. Kolks, S. Vercauteren, and B. Lin, "Control resynthesis for controldominated asynchronous designs," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, March 1996.
57. A. Kondratyev and K. Lwin, "Design of asynchronous circuits using synchronous CAD tools," IEEE Design & Test of Computers, vol. 19, no. 4, pp. 107-117, 2002.
58. 4 gates and beyond," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 149-157, April 2002.
59. A. Kondratyev, L. Sorensen, and A. Streich, "Testing of asynchronous designs by inappropriate means, synchronous approach," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 171-180, April 2002.
60. K. Kulikowski, M. Karpovsky, and A. Taubin, "Power attacks on secure hardware based on early propapation of data," in 12th IEEE International On-Line Testing Symposium, 2006.
61. K. Kulikowski, A. Smirnov, and A. Taubin, "Automated design of cryptographic devices resistant to multiple side-channel attacks," in Chyptographic Hardware and Embedded Systems CHES, (Yokohama), 2006.
62. K. J. Kulikowski, M. Su, A. Smirnov, A. Taubin, M. G. Karpovsky, and D. MacDonald, "Delay insensitive encoding and power analysis: A balancing act," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 116-125, 2005.
63. T. Larrabee, "Test pattern generation using boolean satisfiability," IEEE Transactions on Computer-Aided Design, vol. 11, no. 1, pp. 4-15, 1992.
64. L. Lavagno and S. M. Nowick, "Asynchronous control circuits," in Logic Synthesis and Verification, pp. 255-284, Kluwer Academic Publishers, 2002.
65. P. Le Guernic, J.-P. Talpin, and J.-C. L. Lann, "Polychrony for system design," Journal of Circuits, Systems and Computers, April 2003.
66. H. Li, A. Markettos, and S. W. Moore, "Security evaluation against electromagnetic analysis at design time," in Workshop on Cryptographic Hardware and Embedded Systems (CHES), 2005.
67. Liberty CCS: www.synopsys.com/products/libertyccs/libertyccs.html.
68. M. Ligthart, K. Fant, R. Smith, A. Taubin, and A. Kondratyev, "Asynchronous design using commercial HDL synthesis tools," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 114-125, IEEE Computer Society Press, April 2000.
69. D. H. Linder, Phased Logic: A Design Methodology for Delay-Insensitive, Synchronous Circuitry. PhD thesis, Mississippi State University, 1994.
70. D. H. Linder and J. C. Harden, "Phased logic: Supporting the synchronous design paradigm with delay-insensitive circuitry," IEEE Transactions on Computers, vol. 45, no. 9, pp. 1031-1044, September 1996.
71. A. Lines, Pipelined Asynchronous Circuits. PhD thesis, California Institute of Technology, 1998. (CaltechCSTR:1998.cs-tr-95-21).
72. A. Lines, "Nexus: An asynchronous crossbar interconnect for synchronous system-on-chip designs," in Proceedings of the 11th Symposium on High Performance Interconnects, pp. 2-9, August 2003.
73. D. J. MacDonald, MS Thesis. A Balanced-Power Domino-Style Standard Cell Library for Fine-Grain Asynchronous Pipelined Design to Resist Differential Power Analysis Attacks. PhD thesis, Boston University, 2005.
74. R. Manohar and A. J. Martin, "Slack elasticity in concurrent computing," in Proc. 4th International Conference on the Mathematics of Program Construction, (J. Jeuring, ed.), pp. 272-285, 1998.
75. A. J. Martin, "Programming in VLSI: From communicating processes to delayinsensitive circuits," in Developments in Concurrency and Communication, (C. A. R. Hoare, ed.). UT Year of Programming Series, pp. 1-64, AddisonWesley, 1990.
76. A. J. Martin, "Compiling communicating processes into delay-insensitive VLSI circuits," Distributed Computing, vol. 1, no. 4, pp. 226-234, 1986.
77. A. J. Martin, "The limitations to delay-insensitivity in asynchronous circuits," in Advanced Research in VLSI, (W. J. Dally, ed.), pp. 263-278, MIT Press, 1990.
78. A. J. Martin and P. J. Hazewindus, "Testing delay-insensitive circuits," in Advanced Research in VLSI, (C. H. Séquin, ed.), pp. 118-132, MIT Press, 1991.
79. A. J. Martin, A. Lines, R. Manohar, M. Nyström, P. Pénzes, R. Southworth, and U. Cummings, "The design of an asynchronous MIPS R.3000 microprocessor," in Advanced Research in VLSI, pp. 164-181, September 1997.
80. A. J. Martin, M. Nyström, K. Papadantonakis, P. I. Pénzes, P. Prakash, C. G. Wong, J. Chang, K. S. Ko, B. Lee, E. Ou, J. Pugh, E.-V. Talvala, J. T. Tong, and A. Tura, "The lutonium: A sub-nanojoule asynchronous 8051 microcontroller," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 14-23, IEEE Computer Society Press, May 2003.
81. J. Martin Alain and M. Nystrom, "Asynchronous techniques for system-onchip design," Proceedings of the IEEE, vol. 94, no. 6, pp. 1089-1120, June 2006.
82. J. McCardle and D. Chester, "Measuring an asynchronous processor's power and noise," in SNUG, 2001.
83. C. E. Moinar, I. W. Jones, B. Coates, and J. Lexau, "A FIFO ring oscillator performance experiment," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 279-289, IEEE Computer Society Press, April 1997.
84. S. Moore, R. Anderson, R. Mullins, G. Taylor, and J. J. A. Fournier, "Balanced self-checking asynchronous logic for smart card applications," Microprocessors and Microsystems, vol. 27, no. 9, pp. 421-430, October 2003.
85. M. Moskewicz, C. Madigan, Y. Zhao, L. Zhang, and S. Malik, "Chaff: Engineering an efficient SAT solver," in Proc. ACM/IEEE Design Automation Conference, 2001.
86. D. E. Muller, "Asynchronous logics and application to information processing," in Symposium on the Application of Switching Theory to Space Technology, pp. 289-297, Stanford University Press, 1962.
87. T. Murata, "Petri nets: Properties, analysis and applications," Proceedings of the IEEE, vol. 77, no. 4, pp. 541-574, April 1989.
88. C. Myers, Asynchronous Circuit Design. John Wiley & Sons, 2001.
89. S. R. Nassif, "Modeling and forecasting of manufacturing variations," in AsiaSouth Pacific Design Automation Conference (ASP-DAC), 2001.
90. L. Necchi, L. Lavagno, D. Pandini, and L. Vanzago, "An ultra-low energy asynchronous processor for wireless sensor networks," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 78-85, March 2006.
91. . Overview Datasheet -high performance aes (rijndael) cores for asic http://www.heliontech.com/downloads/aes.asic.helioncore.pdf.
92. R. O. Ozdag and P. A. Beerel, "High-speed QDI asynchronous pipelines," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 13-22, April 2002.
93. D. Patterson, "The future of computer architecture, berkeley eecs annual research symposium 2006, http://www.eecs.berkeley.edu/BEARS/ presentations/06Patterson.ppt," 2006.
94. A. Peeters, "Implementation of handshake components," in Comunicating Sequential Processes, the First 25 Years, Volume 3525 of Lecture Notes in Computer Science, (A. E. Abdallah, C. B. Jones, and J. W. Sanders, eds.), pp. 98-132, 2005.
95. A. Peeters and K. van Berkel, "Synchronous handshake circuits," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 86-95, IEEE Computer Society Press, March 2001.
96. A. M. G. Peeters, Single-Rail Handshake Circuits. PhD thesis, Eindhoven University of Technology, June 1996.
97. F. Peper, J. Lee, S. Adachi, and S. Mashiko, "Laying out circuits on asynchronous cellular arrays: A step towards feasible nanocomputers?," Nanotechnology, vol. 14, pp. 469-485, 2003.
98. O. A. Petlin and S. B. Furber, "Scan testing of micropipelines, " in Proc. IEEE VLSI Test Symposium, pp. 296-301, May 1995.
99. L. A. Plana, P. A. Riocreux, W. J. Bainbridge, A. Bardsley, J. D. Garside, and S. Temple, "SPA -A synthesisable amulet core for smartcard applications," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 201-210, April 2002.
100. P. Prakash and A. J. Martin, "Slack matching quasi delay-insensitive circuits," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 195-204, March 2006.
101. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits. Prentice-Hall, 2nd ed., 2002.
102. R. B. Reese and M. A. T. C. Traver, "A coarse-grain phased logic CPU," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 2-13, IEEE Computer Society Press, May 2003.
103. M. Renaudin, P. Vivet, and F. Robin, "A design framework for asynchronous/synchronous circuits based on CHP to HDL translation," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 135-144, April 1999.
104. M. Roncken and R. Saeijs, "Linear test times for delay-insensitive circuits: A compilation strategy," in Asynchronous Design Methodologies, (S. Furber and M. Edwards, eds.), pp. 13-27, Elsevier Science Publishers, 1993.
105. M. Roncken, "Defect-oriented testability for asynchronous ICs," Proceedings of the IEEE, vol. 87, no. 2, pp. 363-375, February 1999.
106. L. Y. Rosenblum and A. V. Yakovlev, "Signal graphs: From self-timed to timed ones," in Proceedings of International Workshop on Timed Petri Nets, (Torino, Italy), pp. 199-207, IEEE Computer Society Press, July 1985.
107. S. Rotem, K. Stevens, R. Ginosar, P. Beerel, C. Myers, K. Yun, R. Kol, C. Dike, M. Roncken, and B. Agapiev, "RAPPID: An asynchronous instruction length decoder," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 60-70, April 1999.
108. A. Saifhashemi and P. A. Beerel, "High Level modeling of channel-based asynchronous circuits using verilog," in Communicating Process Architectures, (J. F. Broenink et al., ed.), pp. 275-288, IOS Press, September 2005.
109. A. Saifhashemi and H. Pedram, "Verilog HDL, powered by PLI: A suitable framework for describing and modeling asynchronous circuits at all levels of abstraction," in Proc. ACM/IEEE Design Automation Conference, pp. 330-333, June 2003.
110. Savant Project-http://www.cliftonlabs.com/savantp.htm.
111. C. L. Seitz, "System timing," in Introduction to VLSI Systems, (C. A. Mead and L. A. Conway, eds.), ch. 7, Addison-Wesley, 1980.
112. Sequence signal-integrity tools, www.sequencedesign.com.
113. Silistix, self-timed interconnect technology, www.silistix.com.
114. M. Singh, J. A. Tierno, A. Rylyakov, S. Rylov, and S. M. Nowick, "An adaptively-pipelined mixed synchronous-asynchronous digital FIR- filter chip operating at 1.3 gigahertz," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 84-95, April 2002.
115. A. Smirnov and A. Taubin, "Synthesizing asynchronous micropipelines with design compiler," in Synopsys Users Group, Boston, 2006.
116. A. Smirnov, A. Taubin, and M. Karpovsky, "Automated pipelining in ASIC synthesis methodology: Gate transfer level," in IWLS 2004 Thirteenth International Workshop on Logic and Synthesis, 2004.
117. A. Smirnov, A. Taubin, and M. Karpovsky, "An automated fine-grain pipelining using domino style asynchronous library," in ACSD 2005: Fifth International Conference on Application of Concurrency to System Design, (St.Malo, France), IEEE CS Press, 2005.
118. A. Smirnov, A. Taubin, M. Karpovsky, and L. Rozenblyum, "Gate transfer level synthesis as an automated approach to fine-grain pipelining," in Workshop on Token Based Computing (ToBaCo), (Bologna, Italy), 2004.
119. G. E. Sobelman and K. Fant, "CMOS circuit design of threshold gates with hysteresis," in Proc. International Symposium on Circuits and Systems, pp. 61-64, June 1998.
120. D. Sokolov, J. Murphy, A. Bystrov, and A. Yakovlev, "Design and analysis of dual-rail circuits for security applications," IEEE Transactions on Computers, vol. 54, no. 4, pp. 449-460, April 2005.
121. J. Sparsø and S. Furber, eds., Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic Publishers, 2001.
122. J. Sparsø and J. Staunstrup, "Delay-insensitive multi-ring structures," Integration, the VLSI Journal, vol. 15, no. 3, pp. 313-340, October 1993.
123. Special issue on asynchronous circuits and systems. Proceedings of the IEEE, vol. 87, no. 2, pp. 1-375, February 1999.
124. I. Sutherland and S. Fairbanks, "GasP: A minimal FIFO control," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 46-53, IEEE Computer Society Press, March 2001.
125. I. E. Sutherland, "Micropipelines," Communications of the ACM, vol. 32, no. 6, pp. 720-738, June 1989.
126. F. te Beest and A. Peeters, "A multiplexer based test method for self-timed circuits," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 166-175, 2005.
127. F. te Beest, A. Peeters, K. van Berkel, and H. Kerkhoff, "Synchronous full-scan for asynchronous handshake circuits," Journal of Electronic Testing: Theory and Applications, vol. 19, pp. 397-406, 2003.
128. J. Tierno, A. Rylyakov, S. Rylov, M. Singh, P. Ampadu, S. Nowick, M. Immediato, and S. Gowda, "A 1.3 GSample/s 10-tap full-rate variable-latency selftimed FIR filter with clocked interfaces," in International Solid State Circuits Conference, February 2002.
129. K. Tiri, M. Akmal, and I. Verbauwhede, "A dynamic and differential cmos logic with signal independent power consumption to withstand differential power analysis on smart cards," in 28th European Solid-State Circuits Conference (ESSCIRC 2002), 2002.
130. K. Tiri, W. Hwang, A. Hodjat, L. Bo-Cheng, Y. Shenglin, P. Schaumont, and I. Verbauwhede, "Prototype IC with wddl and differential routing -dpa sesistance assessment," in Chyptographic Hardware and Embedded Systems - CHES, (Edinburgh), pp. 354-365, LNCS3659, Springer, 2005.
131. K. Tiri and I. Verbauwhede, "Securing encryption algorithms against dpa at the logic level: Next generation smart card technology," Workshop on Cryptographic Hardware and Embedded Systems (CHES 2003), 2003.
132. K. Tiri and I. Verbauwhede, "A logic level design methodology for a secure dpa, resistant asic or fpga implementation," Design Automation and Test in Europe Conference (DATE 2004), 2004.
133. TSMC 0.18mm Process 1.8-Volt SAGE-X TM Standard Cell Library Databook. September 2003.
134. K. van Berkel, Handshake Circuits: An Asynchronous Architecture for VLSI Programming. Vol. 5 of International Series on Parallel Computation, Cambridge University Press, 1993.
135. K. van Berkel and A. Bink, "Single-track handshaking signaling with application to micropipelines and handshake circuits," in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 122-133, IEEE Computer Society Press, March 1996.
136. K. van Berkel, F. Huberts, and A. Peeters, "Stretching quasi delay insensitivity by means of extended isochronic forks," in Asynchronous Design Methodologies, pp. 99-106, IEEE Computer Society Press, May 1995.
137. K. van Berkel, A. Peeters, and F. te Beest, "Adding synchronous and LSSD modes to asynchronous circuits," Microprocessors and Microsystems, vol. 27, no. 9, pp. 461-471, October 2003.
138. V. Varshavsky, V. Marakhovsky, and T.-A. Chu, "Logical timing (global synchronization of asynchronous arrays," in The First International Symposium on Parallel Algorithm/Architecture Synthesis, (Aizu-Wakamatsu, Japan), pp. 130-138, March 1995.
139. V. I. Varshavsky, ed., Self-Timed Control of Concurrent Processes: The Design of Aperiodic Logical Circuits in Computers and Discrete Systems, (Dordrecht, The Netherlands), Kluwer Academic Publishers, 1990.
140. G. Venkataramani, T. Bjerregaard, T. Chelcea, and S. C. Goldstein, "Hardware compilation of application-specific memory-access interconnect," IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 25, no. 5, pp. 756-771, 2006.
141. G. Venkataramani, M. Budiu, T. Chelcea, and S. Goldstein, "C to asynchronous dataflow circuits: An end-to-end toolflow," in IWLS, pp. 501-508, Temecula, CA, June 2004.
142. G. Venkataramani and S. Copen Goldstein, "Leveraging protocol knowledge in slack matching," in IEEE/ACM International Conference on Computer-Aided Design, (San Jose, CA, USA), November 2006.
143. T. Verhoeff, "Delay-insensitive codes-an overview," Distributed Computing, vol. 3, no. 1, pp. 1-8, 1988.
144. Weaver: GTL synthesis flow, http://async.bu.edu/weaver/.
145. Y. Zhou, D. Sokolov, and A. Yakovlev, "Cost-aware synthesis of asynchronous circuits based on partial acknowledgement," in Proc. International Conf. Computer-Aided Design (ICCAD), pp. 255-260, IEEE Computer Society Press, November 2006.