Task scheduling under performance constraints for reducing the energy consumption of the GALS multi-processor SoC

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 797-802

  Watanabe, Ryo ^a   Kondo, Masaaki ^a   Imai, Masashi ^a   Nakamura, Hiroshi ^a   Nanya, Takashi ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CONSTRAINT THEORY; EMBEDDED SYSTEMS; ENERGY UTILIZATION; LINEAR PROGRAMMING; PROGRAM PROCESSORS;

MIXED-INTEGER LINEAR PROGRAMMING; OPTIMIZATION PROBLEM; THROUGHPUT CONSTRAINTS;

SCHEDULING;

EID: 34548321162     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364388     Document Type: Conference Paper

References (21)

1. Amba home page. http://www.arm.com/products/solutions/AMBAHomePage. html.
2. Arm11 family. http://www.arm.com/products/CPUs/families/ARM11Family. html.
3. Xpress solver engine. http://www.solver.com/xlsxpresseng.htm.
4. J. H. Anderson and S. K. Baruah. Energy-efficient synthesis of periodic task systems upon identical multiprocessor platforms. Proc. of ICDCS, 2004.
5. T. Burd, T. Pering, A. Stratakos, and R. Brodersen. A dynamic voltage scaled microprocessor system. IEEE J. of Solid-State Circuits, Nov. 2000.
6. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen. Low-power cmos digital design. IEEE J. of Solid-State Circuits, Apr. 1992.
7. J. J. Chen, H. R. Hsu, and T. W. Kuo. Leakage-aware energy-efficient scheduling of real-time tasks in multiprocessor systems. Proc. of RTAS, 2006.
8. J. Daemen and V. Rijmen. The rijndael block cipher: Aes proposal. http://csrc.nist.gov/CryptoToolkit/aes/rijndael/Rijndael-ammended.pdf, 1999.
9. F. Gruian and K. Kuchcinski. Lenes : Task scheduling for low-energy systems using variable supply voltage processors. Proc. of ASPDAC, 2001.
10. J. Hu and R. Marculescu. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints. Proc. of DATE, 2004.
11. T. Ishihara and H. Yasuura. Voltage scheduling problem for dynamically variable voltage processors. Proc. of ISLPED, 1998.
12. K. Krewell. Pentium m hits the street. Microprocessor Report, Mar. 2003.
13. K. Lahiri and A. Raghunathan. Power analysis of system-level on-chip communication architectures. Proc. of CODES+ISSS, 2004.
14. L. F. Leung, C. Y. Tsui, and W. H. Ki. Minimizing energy consumption of multiple-processors-core systems with simultaneous task allocation, scheduling and voltage assignment. Proc. of ASP-DAC, 2004.
15. J. Luo and N. K. Jha. Battery-aware static scheduling for distributed real-time embedded systems. Proc. of DAC, 2001.
16. J. Muttersbach, T. Villiger, H. Kaeslin, N. Felber, and W. Fichtner. Globally-asynchronous locally-synchronous architectures to simplifu the design of on-chip systems. Proc. of ASIC/SOC, 1999.
17. P. Palazzari, L. Baldini, and M. Coli. Synthesis of pipelined systems for the contemporaneous execution of periodic and aperiodic tasks with hard real-time constraints. Proc. of IPDPS, 2004.
18. M. Ruggiero, A. Guerri, D. Bertozzi, F. Poletti, and M. Milano. Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip. Proc. of DATE, 2006.
19. S. M. Sait and H. Youssef. Iterative Computer Algorithms With Applications in Engineering: Solving Combinatorial Optimization Problems. IEEE Computer Society, 2000.
20. G. Varatkar and R. Marculescu. Communication-aware task scheduling and voltage selection for total systems energy minimization. Proc. of ICCAD, 2003.
21. Y. Zhang, X. Hu, and D. Chen. Task scheduling and voltage selection for energy minimization. Proc. of DAC, 2002.