Level-wise scheduling algorithm for fat tree interconnection networks

Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, SC'06

Volumn , Issue , 2006, Pages

  Ding, Zhu ^a   Hoare, Raymond R ^b   Jones, Alex K ^c   Melhem, Rami ^c  

^a Union Switch and Signal ^*

^b Concurrent EDA LLC ^*

^c UNIVERSITY OF PITTSBURGH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FAT TREE INTERCONNECTION NETWORKS; GLOBAL ROUTING INFORMATION; LEVEL WISE SCHEDULING ALGORITHMS; SCHEDULABILITY RATIO;

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; INTERCONNECTION NETWORKS; NETWORK ROUTING; PARALLEL PROCESSING SYSTEMS; RANDOM PROCESSES;

ALGORITHMS;

EID: 34548229013     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1188455.1188556     Document Type: Conference Paper

References (9)

1. C.E.Leiserson, "Fat trees: universal networks for hardwareefficient supercomputing," IEEE Trans. on Computers, vol. 34, no. 10, pp. 892-901, 1985.
2. C. E. Leiserson, Z. S. Abuhamdeh, D. C. Douglas, C. R. Feynman, M. N. Ganmukhi, and et al., "The network architecture of the connection machine CM-5," in Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures, pp. 272-285, 1992.
3. Z.Bozkus, S.Ranka, and G.Fox, "Benchmarking the CM-5 multicomputer," in Fourth Symposium on the Frontiers of Massively Parallel Computation, pp. 100-107,1992.
4. K.E.Schauser and C.J.Scheiman, "Experience with active messages on the Meiko CS-2," in 9th International Parallel Processing Smposium, pp. 140-149.
5. "AlphaServer SC:terascale single-system- image supercomputing," tech. rep., COMPAQ Inspiration Technology, 2002. http://hl8002.wwwl.hp.com/ alphaserver/download/.
6. J. Beecroft, D. Addison, F. Petrini, and M. McLaren, "QsNetII: an interconnect for supercomputing applications," IEEE Micro, 2003.
7. L. M. Ni, Y Gui, and S. Moore, "Performance evaluation of switch-based wormhole networks," IEEE transactions on parallel and distributed ssytems, vol. 8, no. 5, pp. 462-474, 1997.
8. Y Aydogan, C. B. Stunkel, C. Aykana, and B. Abali, "Adaptive source routing in multistage interconnection networks," in 10th International Parallel Processing Symposium (IPPS '96), pp. 258-267, 1996.
9. H.Kariniemi and J. Nurmi, "New adaptive routing algorithm for extended generalized fat trees on-chip," in International Symposium on System-on-Chip (IEEE, ed.), pp. 113-118, 2003.