Topology and binary routing schemes of a PRDT-based NoC

Proceedings - International Conference on Information Technology-New Generations, ITNG 2007

Volumn , Issue , 2007, Pages 920-924

  Duan, Xinming ^a   Yang, Yulu ^a   Yang, Mei ^b   Li, Lei ^c   Jiang, Yingtao ^b  

^a NANKAI UNIVERSITY   (China)

^b University of Nevada Las Vegas   (United States)

^c HEBEI UNIVERSITY OF TECHNOLOGY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; TOPOLOGY; VIRTUAL REALITY;

BINARY ROUTING; CHIP INTERCONNECTION NETWORK;

INTERCONNECTION NETWORKS;

EID: 34548120302     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ITNG.2007.195     Document Type: Conference Paper

References (13)

1. L. Benini and G.D. Mioheli, "Networks on chips: a new SoC paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
2. N. Banerjee, P. Vellanki, and K.S. Chatha, "A power and performance model for network-on-chip architectures," Proc. Design Automation and Test in Europe (DATE) Conf, 2004, vol. 2, pp. 1250-1255.
3. W.J. Dally, B. Towles, "Route packets, not Wires: on-chip interconnection networks," Proc. Design Automation Conf (DAC), 2001, pp. 684-689.
4. W.J. Dally, C.L. Seitz, "Deadlock-free message routing in multiprocessor interconnection networks," IEEE Trans. Computers, vol. 36, no. 5, pp. 547-553, May 1987.
5. J. Duato, "A new theory of deadlock-free adaptive routing in wormhole networks," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 12, pp. 1320-1331, Sept. 1995.
6. J. Duato and P. Lopez, "Performance evaluation of adaptive routing algorithm for k-ary n-cubes," Proc. Workshop Parallel Computer Routing and Communication, 1994, pp. 45-59.
7. M. Forsell, "A scalable high-performance computing solution for networks on chips," IEEE Micro., vol. 22, no. 5, pp. 46-55, Sept. 2002.
8. P. Guerrier, A. Greiner, "A generic architecture for on chip packetswitched interconnections," Proc. DATE, 2000, pp. 250-256.
9. P.P. Pande, et. al, "Design of a switch for network on chip applications," Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS), 2003, pp.217-220.
10. International Technology Roadmap for Semiconductors (ITRS), available at http://public.itrs.net/Files/2005ITRS/Home2005.htm.
11. H. Sullivan and T.R. Bashkow, "A large scale, homogeneous, fully distributed parallel machine," Proc. 4th Int'l Symp. Computer Architecture, 1977, pp. 105-117.
12. Y. Yang, A. Funahashi, A. Jouraku, H. Nishi, H. Amano, and T. Sueyoshi, "Recursive diagonal torus: an interconnection network for massively parallel computers," IEEE Trans. Parallel and Distributed Systems, vol. 12, no. 7, pp. 701-715, Jul. 2001.
13. Y. Yu, M. Yang, Y. Yang, and Y. Jiang, "A RDT-based interconnection network for scalable NoC designs," Proc. IEEE ITCC, 2005, pp. 729-734.