Performance-oriented statistical parameter reduction of parameterized systems via reduced rank regression

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2006, Pages 868-875

  Feng, Zhuo ^a   Li, Peng ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

(001) PARAMETER; (ALGORITHMIC) COMPLEXITY; CIRCUIT ANALYSIS; CIRCUIT MODELING; COMPLEX SIMULATIONS; COMPUTER-AIDED DESIGN; GENERAL (CO); HIGH-DIMENSIONAL; HIGHLY EFFICIENT; INTERCONNECT MODELING; INTERNATIONAL CONFERENCES; MODERN TECHNOLOGIES; ORDER-OF MAGNITUDES; PARAMETER DIMENSION REDUCTION; PARAMETER REDUCTION; PARAMETER SETS; PARAMETERIZED; PARAMETERIZED SYSTEMS; PERFORMANCE ANALYSES; PERFORMANCE MODELLING; PERFORMANCE VARIABILITY; PROCESS VARIABLES (PV); PROCESS VARIATIONS; REDUCED RANK REGRESSION; REDUCED-ORDER-MODELS (REM); SIMULATION COSTS; STATISTICAL CHARACTERISTICS; STATISTICAL CIRCUIT ANALYSIS; STATISTICAL PARAMETERS; STRUCTURAL INFORMATIONS; VARIABILITY MODELING; VLSI TECHNOLOGIES;

COST REDUCTION; DESIGN; FOOD PROCESSING; NETWORKS (CIRCUITS); PROCESS DESIGN; PROCESS ENGINEERING; STATISTICAL METHODS; STATISTICS;

ELECTRIC NETWORK ANALYSIS;

EID: 34548119635     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2006.320091     Document Type: Conference Paper

References (19)

1. S. R. Nassif. Modeling and analysis of manufacturing variations. In IEEE CICC, pages 223-228, 2001.
2. R. E. Bellman. Adaptive Control Processes. Princeton University Press, Princeton, NJ, 1961.
3. K. K. Low and Stephen W. Director. An efficient methodology for building macromodels of ic fabrication processes. IEEE Trans. on Computer-Aided Design, 8(12):1299-1313, December 1989.
4. C. Chao and L. Milor. Performance modeling using additive regression splines. IEEE Trans. on Seraiconductor Manufacturing, 8(3):239-251, August 1995.
5. Y. Liu, L. T .Pileggi, and A. Strojwas. Model order-reduction of rc(l) interconnect including variational analysis. In IEEE/ACM DAC, pages 201-206, 1999.
6. P. Heydari and M. Pedram. Model reduction of variable-geometry interconnects using variational spectrally-weighted balanced truncation. In IEEE/ACM ICCAD, pages 586-591, 2001.
7. J.Phillips. Variational interconnect analysis via pmtbr. In IEEE/ACM ICCAD, pages 872-879, 2004.
8. J. Wang, P. Ghanta, and S. Vrudhula. Stochastic analysis of interconnect performance in the presence of process variations. In IEEE/ACM ICCAD, pages 880-886, 2004.
9. L. Daniel, O. Siong, L. Ghay, K. Lee, and J. White. A multiparameter moment-matching model-reduction approach for generating geometrically parameterized interconnect performance models. IEEE Trans. Computer-Aided Design, 23(5):678-693, May 2004.
10. P. Li, F. Liu, X. Li, L. Pileggi, and S. Nassif. Modeling interconnect variability using efficient parametric model order reduction. In IEEE/ACM DATE, pages 958-963, 2005.
11. X. Li, P. Li, and L. Pileggi. Parameterized interconnect order reduction with explicit-and-implicit multi-parameter moment matching for inter/intra-die variations. In IEEE/ACM ICCAD, pages 806-812, 2005.
12. H. Chang and S. Sapatnekar. Statistical timing analysis considering spatial correlations using a single pert-like traversal. In IEEE/ACM ICCAD, pages 621-625, November 2003.
13. C. Visweswariah, K. Ravindran, K. Kalafala, S. Walker, and S. Narayan. First-order incremental block-based statistical timing analysis. In IEEE/ACM DAC, pages 331-336, June 2004.
14. Y. Zhan, A. Strojwas, X. Li, and L. Pileggi. Correlation-aware statistical timing analysis with non-guassian delay distributions. In IEEE/ACM DAC, pages 77-82, June 2005.
15. D. Morrison. Multivariate Statistical Methods. New York: McGraw-Hill, 1976.
16. Z. Li, X. Lu, and W. Shi. Process variation dimension reduction based on svd. In IEEE ISCAS, pages 672-675, 2003.
17. G. Reinsel and R. Velu. Multivariate Reduced-Rank Regression, Theory and Applications. Springer-Verlag, 1998.
18. D. Ma S. Wong, T. Lee and C. Chao. An empirical three-dimensional crossover capacitance model for multilevel interconnect vlsi circuits. IEEE Trans. Semiconductor Manufacturing, 13(2):219-227, May 2000.
19. M. Stein. Large sample properties of simulations using latin hypercube sampling. Technometrics, 29(2):143-151, May 1987.