메뉴 건너뛰기




Volumn 3, Issue 3, 2007, Pages 309-314

New gate-bias voltage-generating technique with threshold-voltage compensation for on-glass analog circuits in LTPS process

Author keywords

Analog circuit; Biasing circuit; Low temperature polycrystalline silicon (LTPS); Thin film transistor (TFT); Threshold voltage compensation; Threshold voltage variation

Indexed keywords

ANALOG CIRCUITS; POLYSILICON; THRESHOLD VOLTAGE; VOLTAGE CONTROL;

EID: 34548090274     PISSN: 1551319X     EISSN: None     Source Type: Journal    
DOI: 10.1109/JDT.2007.900916     Document Type: Article
Times cited : (8)

References (11)
  • 1
    • 0028445009 scopus 로고
    • Design, measurement and analysis of CMOS polysilicon TFT operational amplifiers
    • Jun
    • H. G. Yang, S. Fluxman, C. Reita, and P. Migliorato, "Design, measurement and analysis of CMOS polysilicon TFT operational amplifiers," IEEE J. Solid-state Circuits, vol. 29, no. 6, pp. 727-732, Jun. 1994.
    • (1994) IEEE J. Solid-state Circuits , vol.29 , Issue.6 , pp. 727-732
    • Yang, H.G.1    Fluxman, S.2    Reita, C.3    Migliorato, P.4
  • 2
    • 15544363456 scopus 로고    scopus 로고
    • CG silicon technology and development of system on panel
    • T. Matsuo and T. Muramatsu, "CG silicon technology and development of system on panel," in SID Tech. Dig., 2004, pp. 856-859.
    • (2004) SID Tech. Dig , pp. 856-859
    • Matsuo, T.1    Muramatsu, T.2
  • 6
    • 2542479618 scopus 로고
    • An LCD driver LSI for full-color and high resolution TFT-LCD
    • Y. Hashimoto, S. Saito, and K. Yoshida, "An LCD driver LSI for full-color and high resolution TFT-LCD," NEC Res. Develop., vol. 35, pp. 30-37, 1994.
    • (1994) NEC Res. Develop , vol.35 , pp. 30-37
    • Hashimoto, Y.1    Saito, S.2    Yoshida, K.3
  • 7
    • 33744771649 scopus 로고    scopus 로고
    • On-panel design technique of threshold voltage compensation for output buffer in LTPS technology
    • Jun
    • M.-D. Ker, C.-K. Deng, and J.-L. Huang, "On-panel design technique of threshold voltage compensation for output buffer in LTPS technology," J. Display Technol., vol. 2, no. 2, pp. 153-159, Jun. 2006.
    • (2006) J. Display Technol , vol.2 , Issue.2 , pp. 153-159
    • Ker, M.-D.1    Deng, C.-K.2    Huang, J.-L.3
  • 8
    • 0035899240 scopus 로고    scopus 로고
    • Poly-Si TFT push-pull analogue buffer for integrated data drivers of poly-Si TFT-LCDs
    • Aug
    • H.-J. Chung, S.-W. Lee, and C.-H. Han, "Poly-Si TFT push-pull analogue buffer for integrated data drivers of poly-Si TFT-LCDs," Electron. Lett., vol. 37, no. 17, pp. 1093-1095, Aug. 2001.
    • (2001) Electron. Lett , vol.37 , Issue.17 , pp. 1093-1095
    • Chung, H.-J.1    Lee, S.-W.2    Han, C.-H.3
  • 9
    • 13844254246 scopus 로고    scopus 로고
    • Threshold voltage and mobility mismatch compensated analogue buffer for driver-integrated poly-Si TFT LCDs
    • Jan
    • C. Yoo, D.-J. Kim, and K.-L. Lee, "Threshold voltage and mobility mismatch compensated analogue buffer for driver-integrated poly-Si TFT LCDs," Electron. Lett., vol. 41, no. 2, pp. 65-66, Jan. 2005.
    • (2005) Electron. Lett , vol.41 , Issue.2 , pp. 65-66
    • Yoo, C.1    Kim, D.-J.2    Lee, K.-L.3
  • 10
    • 0030675711 scopus 로고    scopus 로고
    • Analog circuit design using amorphous silicon thin film transistors
    • P. Madeira and R. Hornsey, "Analog circuit design using amorphous silicon thin film transistors," in Proc. IEEE Canad. Conf. Elect. Comput. Eng., 1997, pp. 633-636.
    • (1997) Proc. IEEE Canad. Conf. Elect. Comput. Eng , pp. 633-636
    • Madeira, P.1    Hornsey, R.2
  • 11
    • 34548078879 scopus 로고    scopus 로고
    • P. R. Gray, P. J. Hurst, S. H. Lewis, and P. G. Meyer, Analysis and Design of Analog Integrated Circuits. New York: Wiley, 2001, pp. 307-313.
    • P. R. Gray, P. J. Hurst, S. H. Lewis, and P. G. Meyer, Analysis and Design of Analog Integrated Circuits. New York: Wiley, 2001, pp. 307-313.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.