A radiation hardened by design register file with lightweight error detection and correction

IEEE Transactions on Nuclear Science

Volumn 54, Issue 4, 2007, Pages 1335-1342

  Mohr, Karl C ^a,b   Samson, Giby ^a,b   Clark, Lawrence T ^a,b  

^a IEEE

^b Arizona State University   (United States)

Author keywords

Error detection and correction (EDAC); Radiation hardening; Register file

Indexed keywords

ERROR CORRECTION; ERROR DETECTION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HEAVY IONS;

ERROR DETECTION AND CORRECTION (EDAC); REGISTER FILE;

RADIATION HARDENING;

EID: 34548057465     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2007.903173     Document Type: Conference Paper

References (18)

1. R. Lacoe, J. Osborne, R. Koga, and D. Mayer, "Application of hardness-by-design methodology to radiation-tolerant ASIC technologies," IEEE Trans. Nucl. Sci., vol. 47, no. 6, pp. 2334-2341, Dec. 2000.
2. R. Lacoe, "CMOS scaling, design principles and hardening-by-design methodologies," presented at the IEEE NSREC, 2003.
3. J. Schwank, "Total dose effects in MOS devices," presented at the IEEE NSREC, 2002.
4. T. Calin, M. Nicolaidis, and R. Velazco, "Upset hardened memory design for submicron CMOS technology," IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2874-2878, Dec. 1996.
5. M. Gadlage et al., "Single event transient pulsewidths in digital microcircuits," IEEE Trans. Nucl. Sci., vol. 51, no. 6, pp. 3285-3290, Dec. 2004.
6. F. Ricci et al., "A 1.5 GHz 90-nm embedded microprocessor core," in Proc. VLSI Cir. Symp. Tech. Dig., Jun. 2005, pp. 12-15.
7. M. Y. Hsiao, "A class of optimal minimum odd-weight-column SEC-DEC codes," IBM J. Res. Develop., vol. 14, pp. 395-401, Jul. 1970.
8. C. Chen and M. Hsiao, "Error-correcting codes for semiconductor memory applications: A state-of-the-art review," IBM J. Res. Develop., vol. 28, pp. 124-134, Mar. 1984.
9. P. Calingaert, "Two-dimensional parity checking," J. ACM, vol. 8, pp. 186-200, 1961.
10. M. Rubinoff, "N-dimensional codes for detecting and correcting multiple errors," Commun. ACM, vol. 4, pp. 545-551, Dec. 1961.
11. K. Mohr and L. Clark, "Delay and area efficient first-level cache error detection and correction," presented at the IEEE Int. Conf. Computer Design, Aug. 2006.
12. L. Clark, et al., "An embedded microprocessor core for high performance and low power applications," IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1599-1608, Nov. 2001.
13. J. Maiz, S. Hareland, K. Zhang, and P. Armstrong, "Characterization of multi-bit soft error events in advanced SRAMs," in Proc. IEDM Tech. Dig., Dec. 2004, pp. 945-948.
14. L. Jacunski et al., "SEU immunity: The effects of scaling on the peripheral circuits of SRAM's," IEEE Trans. Nucl. Sci., vol. 41, no. 6, pp. 2272-2276, Dec. 1994.
15. Q. Zhou and K. Mohanram, "Gate sizing to radiation harden combinational logic," IEEE Trans. CAD Int. Circuits, vol. 25, pp. 155-166, Jan. 2006.
16. [Online]. Available: http:www//usr88.lbl.gov/subpage2.html
17. T. Karnik et al., "Selective node engineering for chip-level soft error rate improvement," in Proc. VLSI Circuits Symp. Dig. Tech. Papers, 2002, pp. 204-205.
18. D. Mavis and P. Eaton, "Soft error rate mitigation techniques for modern microcircuits," in Proc. IEEE Int. Rel. Phys. Symp., 2002, pp. 216-225.