Analysis of electromagnetic coupling and current distribution inside a power module

IEEE Transactions on Industry Applications

Volumn 43, Issue 4, 2007, Pages 893-901

  Martin, Christian ^a   Schanen, Jean Luc ^a   Guichon, Jean Michel ^a   Pasterczyk, Robert ^b  

^a CNRS   (France)

^b MGE UPS Systems   (France)

Author keywords

Layout optimization; Paralleling devices; Partial element equivalent circuit (PEEC) method; Power drive interaction; Power electronics; Power modules

Indexed keywords

ELECTRIC CURRENT DISTRIBUTION; ELECTRIC POTENTIAL; ELECTROMAGNETIC COUPLING; EQUIVALENT CIRCUITS; INDUCTANCE; OPTIMIZATION;

LAYOUT OPTIMIZATION; PARALLELING DEVICES; PARTIAL ELEMENT EQUIVALENT CIRCUIT (PEEC) METHOD; POWER DRIVE INTERACTION; POWER MODULES;

POWER ELECTRONICS;

EID: 34547899192     PISSN: 00939994     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIA.2007.900453     Document Type: Article

References (14)

1. L. Schnur, G. Debled, S. Dewar, and J. Marcus, "Low inductance, explosion robust IGBT modules in high power inverter applications," in Conf. Rec. IEEE IAS Annu. Meeting, Oct. 1998, vol. 2, pp. 1056-1060.
2. P.-O. Jeannin, J.-L. Schanen, and E. Clavel, "Original cabling conditions to insure balanced current during switching transitions between paralleled semiconductors," IEEE Trans. Ind. Appl., vol. 38, no. 1, pp. 181-188, Jan./Feb. 2002.
3. J. Z. Chen, Y. Wu, C. Gence, D. Boroyevich, and J. H. Bohn, "Integrated electrical and thermal analysis of integrated power electronics modules using iSIGHT," in Proc. 16th Annu. IEEE APEC, Anaheim, CA, Mar. 4-8, 2001, vol. 2, pp. 1002-1006.
4. M. Akhbari, N. Piette, and J. L. Schanen, "Optimisation of gate circuit layout to suppress power/drive interaction," in Conf. Rec. 33rd IEEE IAS Annu. Meeting, Oct. 12-15, 1998, vol. 2, pp. 1078-1084.
5. K. Shenai, P. G. Neudeck, and G. Schwarze, "Design and technology of compact high-power converters," IEEE Aerosp. Electron. Syst. Mag. vol. 16, no. 3, pp. 27-31, Mar. 2001.
6. K. Xing, F. C. Lee, and D. Boroyevich, "Extraction of parasitics within wire-bond IGBT modules," in Proc. IEEE APEC, 1998, pp. 497-503.
7. A. Consoli, F. Gennaro, V. John, and T. A. Lipo, "Effects of the internal layout on the performance of IGBT power modules," in Proc. COPEB, Foz do Iguassu, Brazil, Sep. 1999.
8. H. Heeb and A. E. Ruehli, "Three-dimensional interconnect analysis using partial element equivalent circuits," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 39, no. 11, pp. 974-982, Nov. 1992.
9. A. R. Hefner, Jr. and D. Diebolt, "An experimentally verified IGBT model implemented in the Saber circuit simulator," IEEE Trans. Power Electron., vol. 9, no. 5, pp. 532-542, Sep. 1994.
10. H. Morel, S. H. Gamal, and J. P. Chante, "State variable modeling of the power pin diode using an explicit approximation of semiconductor device equations: A novel approach," IEEE Trans. Power Electron., vol. 9, no. 1, pp. 112-120, Jan. 1994.
11. C. Martin, J. L. Schanen, and R. Pasterczyk, "Power integration: Electrical analysis of new emerging package," in Proc. EPE, Toulouse, France, Sep. 2003, CD-ROM.
12. J. L. Schanen, C. Martin, D. Frey, and R. J. Pasterczyk, "Impedance criterion for power modules comparison," IEEE Trans. Power Electron. vol. 21, no. 1, pp. 18-26, Jan. 2006.
13. PCIM2000. [Online]. Available: http://www.eupec.com/gb/2_PRODUCTS/ 2_6_Editorials/Pdf/ed_pcim_2000_bostonf.pdf
14. J. He, V. Mehrotra, and M. C. Shaw, "Thermal design and measurements of IGBT power modules: Transient and steady state," in Conf. Rec. 34th IEEE IAS Annu. Meeting, Oct. 3-7, 1999, vol. 2, pp. 1440-1444.